E1 related hardware projects (icE1usb, osmo-e1-tap, osmo-e1-xcvr, osmo-e1-tracer)
https://osmocom.org/projects/e1-t1-adapter/wiki
Harald Welte
e3ff9086b8
The behavior I observe is as follows: * $PERC,GPsts,0,0,0... on cold start * $PERC,GPsts,1,0,0... once it has a fix * $PERC,GPsts,2,0,0... if fix persists for long time * $PERC,GPsts,3,0,0... if antenna disconnects after fix * $PERC,GPsts,2,0,0... if antenna is re-connected Change-Id: Id8f4c0d9a91edb52dace9b64f3b3d97443256eee |
||
|---|---|---|
| contrib | ||
| doc | ||
| firmware/ice40-riscv | ||
| flashing | ||
| gateware | ||
| hardware | ||
| mechanical | ||
| software | ||
| .checkpatch.conf | ||
| .gitattributes | ||
| .gitignore | ||
| .gitmodules | ||
| README | ||
README
osmo-e1-hardware - Collection of various E1/TDM hardware projects ====================================================================== This repository hosts three different sub-projects: * osmo-e1-xcvr (E1 LIU + magnetics) https://osmocom.org/projects/e1-t1-adapter/wiki/Osmo-e1-xcvr * osmo-e1-tracer (fully integrated passive raw bitstream tracer) https://osmocom.org/projects/e1-t1-adapter/wiki/E1_tracer * osmo-e1-tap (passive high-impedance tap) == osmo-e1-xcvr == This is a simple hardware project that aims to generate a reusable module for interfacing E1/T1/J1 lines from various custom FPGA/CPLD/microcontroller projects. The board contains tranformers, the analog circuitry, the LIU (line interface unit), an oscillator as well as an integrated transceiver chip. It exposes the control interface (SPI) as well as the decoded synchronous Rx/Tx bitstreams each on a 2x5pin header. Framer, Multiplexe,r HDLC decoder or anything like that is out-of-scope for now. The idea relaly is to provide an interface as low-level as possible. One of the ideas is to create a "soft E1" interface, where the Rx/Tx bitstreams are interfaced with the SSC of an AT91SAM3S and subsequently passed into a PC via USB. The 2Mbps signal is very low-bandwidth, so that a pure software implementation should be absolutely no problem for todays computing power. See https://osmocom.org/projects/e1-t1-adapter/wiki/Osmo-e1-xcvr for more details == osmo-e1-tap == This is a small passive board that allows you to perform high-impedance tracing on an E1 or T1 line. == osmo-e1-tracer == This is a fully integrated design that allows you to obtainm bi-directional high-impedance bitstream E1 traces. It features an iCE40 FPGA with USB + E1 cores from Sylvain Munaut, as well as two E1 LIUs. See https://osmocom.org/projects/e1-t1-adapter/wiki/E1_tracer for more details.