electronics
/
osmo-small-hardware
10
0
Fork 2
Code Pull Requests Releases Activity
327 Commits 5 Branches 11 Tags 102 MiB
Commit Graph

327 Commits

Author SHA1 Message Date
Martin Schramm 9d07b47e6e gtm900-bo: rename main files w/o explicit version 2023-11-02 13:09:02 +01:00
Harald Welte 429f2488ae eksos-rj45-breakout: Move OSHW logo to have no overlap 2023-10-19 10:52:39 +02:00
Harald Welte 974a87f6ea eksos-rj45-breakout: Add various dimensions 2023-10-19 10:52:39 +02:00
Martin Schramm 3df1c2db75 gtm900-breakout: add next design v3 2023-10-10 23:25:35 +02:00
Harald Welte 95d3205311 Add eksos-fanmount.dxf 
This is the fan mounting plate that forms the top part of the Nokia
EKSOS DIY enclosure of
https://osmocom.org/projects/retronetworking/wiki/Nokia_EKSOS_N20_DIY_carrying_case
 2023-08-27 15:09:01 +02:00
Harald Welte b43caeeb02 amr-breakout: Fix silkscreen label of IN3 
Closes: OS#5369
 2023-08-21 21:35:36 +02:00
Harald Welte c32e5f8a3c amr-breakout: Add pull-ups for !AC97_RESET and !PRIMARY_DN 
Closes: OS#5369
 2023-08-21 21:34:32 +02:00
Harald Welte aedb685166 README.md: Add note about EKSOS breakout boards 2023-08-11 13:55:56 +02:00
Harald Welte 81fc18a0a0 eksos-rj45-breakout-for_slot: Move IDC connectors 11mm towards edge 
It turns out that it's not very easy to bend the 64pos ribbon cable,
so let's make sure the IDC connectors align with  the plane of the
ribbon cable from the PSTN/ISDN line cards.
 2023-08-11 13:53:43 +02:00
Harald Welte da38374d9f eksos-rj45-breakout: Update DS1130 library (3 more SHLD, 1 more drill) 2023-08-11 13:53:43 +02:00
Harald Welte 48379a9f9f eksos-rj45-breakout16: ad label/copyright/license/OSHW 2023-08-11 13:53:43 +02:00
Harald Welte 2e38688343 ISDN/POTS break-out board for NOKIA EKSOS N20 slot 2023-08-11 13:53:43 +02:00
Harald Welte e12766070d RJ45 breakout board for NOKA EKSOS ISDN / POTS ports 
These board designs  assumes that you use a 64pos (type 3 a+c)
DIN-connector with a flat ribbon cable to a 2x32 2.54mm pitch (IDE/SCSI
style) header to interconnect them.

The point is that assembling that ribbon cable with IDC technology is
much faster than performing soldering or LSA+ type termination on 32
individual wires.
 2023-08-11 13:53:43 +02:00
Harald Welte e7daf92415 pico-pcm-cardem: add various bom annotations 2023-07-18 21:21:44 +02:00
Harald Welte 8ba1138c48 pico-pcm-cardem: Initial design 
this is just a convenience board to test/evaluate the idea of a rp2040
based SIM card emulator + PCM slave
 2023-07-02 12:55:54 +02:00
Harald Welte fbae9bd476 plutosdr-revb-extclk: Fix capacitor footprints 
* Always use _0603 and not 0603 (oversized)
* 1uF can be 0603, only 10uF should be 0805

Related: OS#5892
 2023-07-02 12:55:54 +02:00
Harald Welte dbd53d6df5 plutosdr-revb-extclk: don't shut-down LTC via SD1/SD2 
In the original PlutoSDR RevC or higher, there's a BSS138 FET
that [optionally] pulls low the SD1/SD2 pins in order to activate
the external clock input.

In this circuit, we don't have GPIO control but permanently enable
the LTC.

Related: OS#5892
 2023-07-02 12:55:54 +02:00
Harald Welte 69dc3c912b [cosmetic] plutosdr-revb-extclk: Route last missing airwire inside pad 
Related: OS#5892
 2023-07-02 12:55:54 +02:00
Martin Schramm 7ff040ae81 sfp-experimenter: insert main fiducials 2023-05-15 19:19:43 +02:00
Martin Schramm 5bda47b6b3 sfp-experimenter: update ext BOM attr to newer Digikey format 2023-05-15 19:00:07 +02:00
Martin Schramm 25580557e9 sfp-*: reintroduce changes for 10µ/1206 caps 2023-04-17 18:40:08 +02:00
Martin Schramm 67085c6d02 Merge remote-tracking branch 'refs/remotes/origin/master' 2023-04-14 21:09:10 +02:00
Martin Schramm 2dab54ca1c sfp-*: change all 10µF/16V 0805 to 1206 (solves SYS#5397) 
also update all URLs to the current Digikey URI scheme
 2023-04-14 20:53:51 +02:00
Harald Welte 25624c5fa7 new X.21 "jumper box" design 
DB-15 male + female connector with rows of pin headers to use jumper
wires to connect signals in any desired combination/permutation.
 2023-03-04 13:58:54 +01:00
Harald Welte 0e6eb31ec7 New design: plutosdr-revb-extclk 
This is a small circuit board containing the "external clock ref input"
circuitry that was added to PlutoSDR RevD.  It can be used to
upgrade/rework RevB boards with the same clock input as the later RevD.

Related: OS#5892
 2023-02-12 17:32:32 +01:00
Harald Welte c5497debfc bgt-gs305e: Target 3000 design files created (manually) from DXF 2023-02-03 12:28:35 +01:00
Harald Welte 8607ec5ffa initial version of bgt-gs305e: BGT Mount for Netgear GS305E switch 2023-02-03 12:26:02 +01:00
Harald Welte dcad3c6b6a rj45_jumper_box: Add OSWH + sysmocom logo; final v2 as ordered 2023-01-20 16:38:05 +01:00
Harald Welte 561c824219 rj45_jumper_box: Connect shield of two connectors 2023-01-20 10:46:32 +01:00
Harald Welte b625dbf06b rj45_jumper_box: Use different RJ45 jack; both on top layer 
The original design (one RJ45 on top, one on bottom) was easy to route
but was difficult to handle. Let's swap both connectors to top, and use
a low-cost Chinese RJ45.
 2023-01-20 10:44:04 +01:00
Harald Welte 0137f0f2a7 sfp-experimenter: add datasheets of possible alternative LVDS tx/rx 2022-11-14 17:57:25 +01:00
Harald Welte e4c04baf0d sfp-experimenter: Add LVDS transmitter/receiver data sheets 2022-11-14 16:33:06 +01:00
Harald Welte 7b4ddba001 initial check-in of bgt-keystone project 
This adds a 3U component carrier module into which you can mix and
match keystone modules as needed.
 2022-10-22 14:36:52 +02:00
Martin Schramm fa5b17a0bd ngff-cardem: update schematics 
This includes now the GND for OsmoSer conn.
 2022-09-19 13:22:19 +02:00
Martin Schramm f0f029afd5 ngff-cardem: connect OsmoSer's GND to GND (solves SYS#5514) 
This change somehow didn't make it upstream though committed as
bf211d3; so recreated.
 2022-09-19 13:16:04 +02:00
Harald Welte 4833d17d6b RS422-protector (to be used in OCTOI hub) 2022-08-22 20:38:22 +02:00
Harald Welte 27934336de update git URLs (git -> https; gitea) 2022-06-18 13:42:33 +02:00
Harald Welte e039fe1590 xhfc-breaout: Conncet SPI_INV to GND 
This was missing from the v1 design. SPI_INV must be tied to either high
or low to select the SPI clock polarity.  It was tied to low by manawyrm
in his manual rework, so let's reflect this in the design accordingly.
 2022-06-04 09:12:28 +02:00
Harald Welte 1c45406634 xhfc-breakout: Fix some part values; documentation 
* R18 + R34 are 330k and not 3k9
* R5, R6, R21, R22 are 3R3 instead of 62R in universal TE/NT
* add various documentation text snippets
 2022-05-19 22:12:32 +02:00
Harald Welte 5c891bf700 xhfc-breakout: check-in PDF renderings 2022-05-13 11:36:44 +02:00
Harald Welte d175be3b69 xhfc-breakout: bom attributes 2022-05-13 11:34:47 +02:00
Harald Welte a71a2df64e xhfc-breakout: Complete routing of v1 board 2022-05-13 11:34:46 +02:00
Harald Welte 5e5699f447 xhfc-breakout: more WIP layout + schematics work 
schematics should be done now, layout about 65%
 2022-05-13 11:34:46 +02:00
Harald Welte b790049faa xhfc-breakout: partial PCB layout / component arrangement 2022-05-13 11:34:46 +02:00
Harald Welte 03b985b4c5 xhfc-breakout: Smash parts / align labels / better readability 2022-05-13 11:34:46 +02:00
Harald Welte 16430cf3fe xhfc-breakout: Complete line interface from chip to RJ45 2022-05-13 11:34:46 +02:00
Harald Welte 8898e317c1 xhfc-breakout: Data sheets of transformer and BAV99 diode 2022-05-13 11:34:46 +02:00
Harald Welte 79edfc1b20 xhfc-breakout: WIP: Initial xhfc breakout board design 
Related: OS#5417
 2022-05-13 11:34:46 +02:00
Harald Welte ce3668919c ngff-cardem: Add PDF renderings of schematics + component placement 2022-03-24 15:26:45 +01:00
Martin Schramm 16b27a6057 GTM900-breakout: add next design v2 2022-02-21 20:14:51 +01:00