library/L1CTL_PortType: fix indention in alt() statements
Change-Id: Ic13c2acbe1379558884fa7d11ba0b52ef31544f3
This commit is contained in:
parent
c7ef03057f
commit
e7c4a99160
|
@ -90,12 +90,12 @@ module L1CTL_PortType {
|
||||||
T.start
|
T.start
|
||||||
pt.send(ts_L1CTL_RACH_REQ(ra, combined, offset, chan_nr, link_id))
|
pt.send(ts_L1CTL_RACH_REQ(ra, combined, offset, chan_nr, link_id))
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_RACH_CONF) -> value rc { fn := rc.dl_info.frame_nr };
|
[] pt.receive(tr_L1CTL_RACH_CONF) -> value rc { fn := rc.dl_info.frame_nr };
|
||||||
[] pt.receive { repeat; };
|
[] pt.receive { repeat; };
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for L1CTL_RACH_CONF");
|
setverdict(fail, "Timeout waiting for L1CTL_RACH_CONF");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
return fn;
|
return fn;
|
||||||
}
|
}
|
||||||
|
@ -111,12 +111,12 @@ module L1CTL_PortType {
|
||||||
T.start;
|
T.start;
|
||||||
pt.send(ts_L1CTL_EXT_RACH_REQ(ra11, seq, combined, offset));
|
pt.send(ts_L1CTL_EXT_RACH_REQ(ra11, seq, combined, offset));
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_RACH_CONF) -> value rc { fn := rc.dl_info.frame_nr };
|
[] pt.receive(tr_L1CTL_RACH_CONF) -> value rc { fn := rc.dl_info.frame_nr };
|
||||||
[] pt.receive { repeat; };
|
[] pt.receive { repeat; };
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for (extended) L1CTL_RACH_CONF");
|
setverdict(fail, "Timeout waiting for (extended) L1CTL_RACH_CONF");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
return fn;
|
return fn;
|
||||||
|
@ -140,20 +140,20 @@ module L1CTL_PortType {
|
||||||
|
|
||||||
T.start;
|
T.start;
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0))) -> value dl {
|
[] pt.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0))) -> value dl {
|
||||||
rr := dec_GsmRrMessage(dl.payload.data_ind.payload);
|
rr := dec_GsmRrMessage(dl.payload.data_ind.payload);
|
||||||
log("PCH/AGCH DL RR: ", rr);
|
log("PCH/AGCH DL RR: ", rr);
|
||||||
if (match(rr, rr_imm_ass)) {
|
if (match(rr, rr_imm_ass)) {
|
||||||
log("Received IMM.ASS for our RACH!");
|
log("Received IMM.ASS for our RACH!");
|
||||||
} else {
|
} else {
|
||||||
repeat;
|
repeat;
|
||||||
}
|
}
|
||||||
};
|
};
|
||||||
[] pt.receive { repeat };
|
[] pt.receive { repeat };
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for IMM ASS");
|
setverdict(fail, "Timeout waiting for IMM ASS");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
T.stop;
|
T.stop;
|
||||||
return rr.payload.imm_ass;
|
return rr.payload.imm_ass;
|
||||||
|
@ -167,21 +167,21 @@ module L1CTL_PortType {
|
||||||
timer T := 10.0;
|
timer T := 10.0;
|
||||||
T.start;
|
T.start;
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0))) -> value dl {
|
[] pt.receive(tr_L1CTL_DATA_IND(t_RslChanNr_PCH_AGCH(0))) -> value dl {
|
||||||
/* TODO: use decmatch tr_IaRestOctets_DLAss(...) instead */
|
/* TODO: use decmatch tr_IaRestOctets_DLAss(...) instead */
|
||||||
rr := dec_GsmRrMessage(dl.payload.data_ind.payload);
|
rr := dec_GsmRrMessage(dl.payload.data_ind.payload);
|
||||||
log("PCH/AGCN DL RR: ", rr);
|
log("PCH/AGCN DL RR: ", rr);
|
||||||
if (match(rr, tr_IMM_TBF_ASS(dl := true, rest := rest))) {
|
if (match(rr, tr_IMM_TBF_ASS(dl := true, rest := rest))) {
|
||||||
log("Received IMM.ASS for our TLLI!");
|
log("Received IMM.ASS for our TLLI!");
|
||||||
} else {
|
} else {
|
||||||
repeat;
|
repeat;
|
||||||
}
|
}
|
||||||
};
|
};
|
||||||
[] pt.receive { repeat };
|
[] pt.receive { repeat };
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for TBF IMM ASS");
|
setverdict(fail, "Timeout waiting for TBF IMM ASS");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
T.stop;
|
T.stop;
|
||||||
return rr.payload.imm_ass;
|
return rr.payload.imm_ass;
|
||||||
|
@ -192,12 +192,12 @@ module L1CTL_PortType {
|
||||||
T.start;
|
T.start;
|
||||||
pt.send(ts_L1CTL_TBF_CFG_REQ(is_uplink, tfi_usf));
|
pt.send(ts_L1CTL_TBF_CFG_REQ(is_uplink, tfi_usf));
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_TBF_CFG_CONF(is_uplink)) {}
|
[] pt.receive(tr_L1CTL_TBF_CFG_CONF(is_uplink)) {}
|
||||||
[] pt.receive { repeat };
|
[] pt.receive { repeat };
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for L1CTL_TBF_CFG_CONF");
|
setverdict(fail, "Timeout waiting for L1CTL_TBF_CFG_CONF");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
};
|
};
|
||||||
}
|
}
|
||||||
T.stop;
|
T.stop;
|
||||||
}
|
}
|
||||||
|
@ -236,12 +236,12 @@ module L1CTL_PortType {
|
||||||
pt.send(t_L1ctlResetReq(res_type));
|
pt.send(t_L1ctlResetReq(res_type));
|
||||||
T.start;
|
T.start;
|
||||||
alt {
|
alt {
|
||||||
[] pt.receive(tr_L1CTL_MsgType(L1CTL_RESET_CONF)) { }
|
[] pt.receive(tr_L1CTL_MsgType(L1CTL_RESET_CONF)) { }
|
||||||
[] pt.receive { repeat; }
|
[] pt.receive { repeat; }
|
||||||
[] T.timeout {
|
[] T.timeout {
|
||||||
setverdict(fail, "Timeout waiting for L1CTL_RESET_CONF");
|
setverdict(fail, "Timeout waiting for L1CTL_RESET_CONF");
|
||||||
mtc.stop;
|
mtc.stop;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue