sdr
/
libusrp
mirror of https://gerrit.osmocom.org/libusrp
8
0
Fork 0
Code Releases Activity
libusrp/fpga/megacells/pll_inst.v

5 lines
60 B
Verilog
Raw Blame History

pll pll_inst (
.inclk0 ( inclk0_sig ),
.c0 ( c0_sig )
);
View Git Blame Copy Permalink