mirror of https://gerrit.osmocom.org/libusrp
181 lines
7.1 KiB
Verilog
Executable File
181 lines
7.1 KiB
Verilog
Executable File
// megafunction wizard: %LPM_FIFO+%
|
|
// GENERATION: STANDARD
|
|
// VERSION: WM1.0
|
|
// MODULE: dcfifo
|
|
|
|
// ============================================================
|
|
// File Name: fifo_512.v
|
|
// Megafunction Name(s):
|
|
// dcfifo
|
|
// ============================================================
|
|
// ************************************************************
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
//
|
|
// 5.1 Build 213 01/19/2006 SP 1 SJ Web Edition
|
|
// ************************************************************
|
|
|
|
|
|
//Copyright (C) 1991-2006 Altera Corporation
|
|
//Your use of Altera Corporation's design tools, logic functions
|
|
//and other software and tools, and its AMPP partner logic
|
|
//functions, and any output files any of the foregoing
|
|
//(including device programming or simulation files), and any
|
|
//associated documentation or information are expressly subject
|
|
//to the terms and conditions of the Altera Program License
|
|
//Subscription Agreement, Altera MegaCore Function License
|
|
//Agreement, or other applicable license agreement, including,
|
|
//without limitation, that your use is for the sole purpose of
|
|
//programming logic devices manufactured by Altera and sold by
|
|
//Altera or its authorized distributors. Please refer to the
|
|
//applicable agreement for further details.
|
|
|
|
|
|
// synopsys translate_off
|
|
`timescale 1 ps / 1 ps
|
|
// synopsys translate_on
|
|
module fifo_512 (
|
|
aclr,
|
|
data,
|
|
rdclk,
|
|
rdreq,
|
|
wrclk,
|
|
wrreq,
|
|
q,
|
|
rdempty,
|
|
rdfull,
|
|
wrempty,
|
|
wrfull);
|
|
|
|
input aclr;
|
|
input [31:0] data;
|
|
input rdclk;
|
|
input rdreq;
|
|
input wrclk;
|
|
input wrreq;
|
|
output [31:0] q;
|
|
output rdempty;
|
|
output rdfull;
|
|
output wrempty;
|
|
output wrfull;
|
|
|
|
wire sub_wire0;
|
|
wire sub_wire1;
|
|
wire sub_wire2;
|
|
wire sub_wire3;
|
|
wire [31:0] sub_wire4;
|
|
wire rdfull = sub_wire0;
|
|
wire rdempty = sub_wire1;
|
|
wire wrfull = sub_wire2;
|
|
wire wrempty = sub_wire3;
|
|
wire [31:0] q = sub_wire4[31:0];
|
|
|
|
dcfifo dcfifo_component (
|
|
.wrclk (wrclk),
|
|
.rdreq (rdreq),
|
|
.aclr (aclr),
|
|
.rdclk (rdclk),
|
|
.wrreq (wrreq),
|
|
.data (data),
|
|
.rdfull (sub_wire0),
|
|
.rdempty (sub_wire1),
|
|
.wrfull (sub_wire2),
|
|
.wrempty (sub_wire3),
|
|
.q (sub_wire4)
|
|
// synopsys translate_off
|
|
,
|
|
.rdusedw (),
|
|
.wrusedw ()
|
|
// synopsys translate_on
|
|
);
|
|
defparam
|
|
dcfifo_component.add_ram_output_register = "OFF",
|
|
dcfifo_component.clocks_are_synchronized = "FALSE",
|
|
dcfifo_component.intended_device_family = "Cyclone",
|
|
dcfifo_component.lpm_hint = "RAM_BLOCK_TYPE=M4K",
|
|
dcfifo_component.lpm_numwords = 128,
|
|
dcfifo_component.lpm_showahead = "OFF",
|
|
dcfifo_component.lpm_type = "dcfifo",
|
|
dcfifo_component.lpm_width = 32,
|
|
dcfifo_component.lpm_widthu = 7,
|
|
dcfifo_component.overflow_checking = "ON",
|
|
dcfifo_component.underflow_checking = "ON",
|
|
dcfifo_component.use_eab = "ON";
|
|
|
|
|
|
endmodule
|
|
|
|
// ============================================================
|
|
// CNX file retrieval info
|
|
// ============================================================
|
|
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
|
|
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
|
|
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
|
|
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
|
|
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0"
|
|
// Retrieval info: PRIVATE: Clock NUMERIC "4"
|
|
// Retrieval info: PRIVATE: Depth NUMERIC "128"
|
|
// Retrieval info: PRIVATE: Empty NUMERIC "1"
|
|
// Retrieval info: PRIVATE: Full NUMERIC "1"
|
|
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone"
|
|
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
|
|
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
|
|
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
|
|
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
|
|
// Retrieval info: PRIVATE: Optimize NUMERIC "2"
|
|
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
|
|
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
|
|
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
|
|
// Retrieval info: PRIVATE: Width NUMERIC "32"
|
|
// Retrieval info: PRIVATE: dc_aclr NUMERIC "1"
|
|
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
|
|
// Retrieval info: PRIVATE: rsFull NUMERIC "1"
|
|
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
|
|
// Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
|
|
// Retrieval info: PRIVATE: sc_sclr NUMERIC "0"
|
|
// Retrieval info: PRIVATE: wsEmpty NUMERIC "1"
|
|
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
|
|
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
|
|
// Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "OFF"
|
|
// Retrieval info: CONSTANT: CLOCKS_ARE_SYNCHRONIZED STRING "FALSE"
|
|
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone"
|
|
// Retrieval info: CONSTANT: LPM_HINT STRING "RAM_BLOCK_TYPE=M4K"
|
|
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "128"
|
|
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF"
|
|
// Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo"
|
|
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32"
|
|
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "7"
|
|
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
|
|
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
|
|
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
|
|
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr
|
|
// Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0]
|
|
// Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0]
|
|
// Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk
|
|
// Retrieval info: USED_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL rdempty
|
|
// Retrieval info: USED_PORT: rdfull 0 0 0 0 OUTPUT NODEFVAL rdfull
|
|
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq
|
|
// Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk
|
|
// Retrieval info: USED_PORT: wrempty 0 0 0 0 OUTPUT NODEFVAL wrempty
|
|
// Retrieval info: USED_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL wrfull
|
|
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq
|
|
// Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0
|
|
// Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0
|
|
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
|
|
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
|
|
// Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0
|
|
// Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0
|
|
// Retrieval info: CONNECT: rdfull 0 0 0 0 @rdfull 0 0 0 0
|
|
// Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0
|
|
// Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0
|
|
// Retrieval info: CONNECT: wrempty 0 0 0 0 @wrempty 0 0 0 0
|
|
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
|
|
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512.v TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512.inc TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512.cmp TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512.bsf TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512_inst.v TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512_bb.v TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512_waveforms.html TRUE
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL fifo_512_wave*.jpg FALSE
|