Sylvain Munaut
2de84f804e
* FIFO target level :
- The '8 * 16' makes no sense as the FIFO was 128 so this
is the "full" case and could never be that high.
- We tighten up the margin around 5 * 16 which is the "target"
level for the FIFO
* FIFO size :
We also increase the FIFO size to 256 frames. This doesn't
actually affect latency since the target level is the same,
but it allows more leeway to recover without data loss in
case something goes wrong.
* Ticks :
We don't bother using ticks ... the current algo wasn't
working (or rather not doing anything all that useful),
because the difference between USB clock and E1 clock is
tiny and measured over 1 ms, it's not meaningful.
So for the time being we just sent the nominal rate biased
with the FIFO level to keep it on target and this seems
to work fine.
It'd be nice to have a good long term estimate of the rate
to minimize the jitter, but it doesn't seem to be strictly
required for operation for now.
* Misc cleanup :
Just do all in one function instead of splitting the check
if BD needs refill and the actual refill.
This gets rid of sporadic 'TX FIFO Overflow' conditions
by properly handling the case where we have a bit too much
data.
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Change-Id: Ibd3bc9080961cc56093e43ab9a824840e84c24d2
|
||
|---|---|---|
| .. | ||
| common | ||
| e1-tracer | ||
| icE1usb | ||
| LICENSE.gpl3 | ||
| LICENSE.lgpl3 | ||
| README | ||
README
Firmware for iCE40 based board ============================== The icE1usb, icE1usb-proto and e1-tracer boards are running very similar gateware, all based around a PicoRV32 RISC-V softcore supported by custom hardware cores to deal with USB and E1. License ------- Files in here are licended either under GPLv3 or LGPLv3 depending on the specific file. Refer to the notice at the top of each file. Full text for both licenses is included next to this README.