2020-09-04 13:13:26 +00:00
|
|
|
osmo-e1-hardware - Collection of various E1/TDM hardware projects
|
2011-12-23 23:36:06 +00:00
|
|
|
======================================================================
|
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
This repository hosts three different sub-projects:
|
|
|
|
|
|
|
|
* osmo-e1-xcvr (E1 LIU + magnetics)
|
|
|
|
https://osmocom.org/projects/e1-t1-adapter/wiki/Osmo-e1-xcvr
|
|
|
|
* osmo-e1-tracer (fully integrated passive raw bitstream tracer)
|
|
|
|
https://osmocom.org/projects/e1-t1-adapter/wiki/E1_tracer
|
|
|
|
* osmo-e1-tap (passive high-impedance tap)
|
|
|
|
|
|
|
|
== osmo-e1-xcvr ==
|
|
|
|
|
2011-12-23 23:36:06 +00:00
|
|
|
This is a simple hardware project that aims to generate a reusable module
|
|
|
|
for interfacing E1/T1/J1 lines from various custom FPGA/CPLD/microcontroller
|
|
|
|
projects.
|
|
|
|
|
|
|
|
The board contains tranformers, the analog circuitry, the LIU (line interface
|
|
|
|
unit), an oscillator as well as an integrated transceiver chip.
|
|
|
|
|
|
|
|
It exposes the control interface (SPI) as well as the decoded synchronous
|
|
|
|
Rx/Tx bitstreams each on a 2x5pin header.
|
|
|
|
|
|
|
|
Framer, Multiplexe,r HDLC decoder or anything like that is out-of-scope for
|
|
|
|
now. The idea relaly is to provide an interface as low-level as possible.
|
|
|
|
|
|
|
|
One of the ideas is to create a "soft E1" interface, where the Rx/Tx bitstreams
|
|
|
|
are interfaced with the SSC of an AT91SAM3S and subsequently passed into a PC
|
|
|
|
via USB. The 2Mbps signal is very low-bandwidth, so that a pure software
|
|
|
|
implementation should be absolutely no problem for todays computing power.
|
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
See https://osmocom.org/projects/e1-t1-adapter/wiki/Osmo-e1-xcvr for more details
|
2011-12-23 23:36:06 +00:00
|
|
|
|
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
== osmo-e1-tap ==
|
2011-12-23 23:36:06 +00:00
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
This is a small passive board that allows you to perform high-impedance tracing on an E1
|
|
|
|
or T1 line.
|
2011-12-23 23:36:06 +00:00
|
|
|
|
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
== osmo-e1-tracer ==
|
2011-12-23 23:36:06 +00:00
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
This is a fully integrated design that allows you to obtainm bi-directional high-impedance
|
|
|
|
bitstream E1 traces. It features an iCE40 FPGA with USB + E1 cores from Sylvain Munaut,
|
|
|
|
as well as two E1 LIUs.
|
2011-12-23 23:36:06 +00:00
|
|
|
|
2020-08-30 15:45:09 +00:00
|
|
|
See https://osmocom.org/projects/e1-t1-adapter/wiki/E1_tracer for more details.
|