bts: Fix TC_rach_load_idle_thresh0()

The first RACH LOAD IND may only cover a fractional reporting
interval, and hence must be ignored.

Change-Id: I43ee8e846803e2ef6218a3e7ac385ed8af30c217
This commit is contained in:
Harald Welte 2020-10-11 20:45:23 +02:00 committed by laforge
parent 762202288b
commit e37f9a504f
1 changed files with 6 additions and 0 deletions

View File

@ -1470,6 +1470,12 @@ testcase TC_rach_load_idle_thresh0() runs on test_CT {
f_init();
/* Skip the first RACH LOAD IND, as it may not have the full slot count (BTS started less than 1s before) */
alt {
[] RSL_CCHAN.receive(tr_ASP_RSL_UD(tr_RSL_RACH_LOAD_IND(?, ?, ?))) { }
[] RSL_CCHAN.receive { repeat }
}
timer T := 5.0;
T.start;
alt {