Commit Graph

3 Commits (master)

Author SHA1 Message Date
Sylvain Munaut 2188b231be gateware: Switch clk_sys to 12 MHz
This actually helps save a bit of power (at least for sysmgr_3) since
the "always-on" clk_base is slower.

The SoC needs more time to compute frames, but the same number of
cycles so that doesn't change the power on clk_sys itself really.

This will also be helpful for upcoming commits where we switch to
a Vex that has better IPC but doesn't easily meet 24 MHz constraint.

Signed-off-by: Sylvain Munaut <>
2023-03-22 21:54:35 +01:00
Sylvain Munaut 6a7ee1d17a gateware: Set explicit 100K pullup for pwr_usb_n/pwr_chg_n
We want them weak in case any of this can leak back in the 5V

Signed-off-by: Sylvain Munaut <>
2023-03-16 09:59:06 +01:00
Sylvain Munaut c85dc29b06 gateware: Initial import of the FPGA gateware
Signed-off-by: Sylvain Munaut <>
2023-03-11 23:54:12 +01:00