mirror of https://gerrit.osmocom.org/simtrace2
iso7816: Hold RST line low for longer time period
Based on the sniff with a logic analyzer the time when the RST line is holded low by simtrace is too short. A better timeout value should be searched for later anyways.
This commit is contained in:
parent
2831b8c1a0
commit
c870b52233
|
@ -489,8 +489,8 @@ void ISO7816_cold_reset( void )
|
|||
{
|
||||
volatile uint32_t i;
|
||||
|
||||
/* tb: wait 400 cycles*/
|
||||
for( i=0; i<(120*(BOARD_MCK/1000000)); i++ ) {
|
||||
/* tb: wait ??? cycles*/
|
||||
for( i=0; i<(400*(BOARD_MCK/1000000)); i++ ) {
|
||||
}
|
||||
|
||||
BOARD_ISO7816_BASE_USART->US_RHR;
|
||||
|
@ -509,8 +509,8 @@ void ISO7816_warm_reset( void )
|
|||
// Clears Reset
|
||||
ISO7816_IccPowerOff();
|
||||
|
||||
/* tb: wait 400 cycles */
|
||||
for( i=0; i<(120*(BOARD_MCK/1000000)); i++ ) {
|
||||
/* tb: wait ??? cycles */
|
||||
for( i=0; i<(400*(BOARD_MCK/1000000)); i++ ) {
|
||||
}
|
||||
|
||||
BOARD_ISO7816_BASE_USART->US_RHR;
|
||||
|
|
Loading…
Reference in New Issue