Change TPS73633 pin-out to reflect true SOT223 packaging
This commit is contained in:
parent
4e08ca5de6
commit
65211d663e
File diff suppressed because it is too large
Load Diff
|
@ -1,4 +1,8 @@
|
||||||
EESchema-DOCLIB Version 2.0 Date: Do 12 Mai 2011 15:34:21 CEST
|
EESchema-DOCLIB Version 2.0 Date: Do 12 Mai 2011 20:32:22 CEST
|
||||||
|
#
|
||||||
|
$CMP BC847
|
||||||
|
F transistors/bipolar/*.*
|
||||||
|
$ENDCMP
|
||||||
#
|
#
|
||||||
$CMP JTAG
|
$CMP JTAG
|
||||||
D symbole general de connecteur
|
D symbole general de connecteur
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
EESchema-DOCLIB Version 2.0 Date: Do 12 Mai 2011 20:32:22 CEST
|
EESchema-DOCLIB Version 2.0 Date: Tue 14 Jun 2011 11:30:58 PM CEST
|
||||||
#
|
#
|
||||||
$CMP BC847
|
$CMP BC847
|
||||||
F transistors/bipolar/*.*
|
F transistors/bipolar/*.*
|
||||||
|
|
|
@ -1,4 +1,5 @@
|
||||||
EESchema-LIBRARY Version 2.3 Date: Do 12 Mai 2011 20:32:22 CEST
|
EESchema-LIBRARY Version 2.3 Date: Tue 14 Jun 2011 11:30:58 PM CEST
|
||||||
|
#encoding utf-8
|
||||||
#
|
#
|
||||||
# BC847
|
# BC847
|
||||||
#
|
#
|
||||||
|
@ -402,11 +403,11 @@ F0 "IC" 0 450 60 H V C CNN
|
||||||
F1 "TPS736XX" 0 350 60 H V C CNN
|
F1 "TPS736XX" 0 350 60 H V C CNN
|
||||||
DRAW
|
DRAW
|
||||||
S -250 300 250 -50 0 1 0 N
|
S -250 300 250 -50 0 1 0 N
|
||||||
X OUT 1 400 200 150 L 60 60 1 1 w
|
X IN 1 -400 200 150 R 60 60 1 1 W
|
||||||
X NR 3 400 50 150 L 60 60 1 1 I
|
X OUT 2 400 200 150 L 60 60 1 1 w
|
||||||
X GND 4 0 -200 150 U 60 60 1 1 W
|
X GND 3 0 -200 150 U 60 60 1 1 W
|
||||||
|
X NR 4 400 50 150 L 60 60 1 1 I
|
||||||
X EN 5 -400 50 150 R 60 60 1 1 I
|
X EN 5 -400 50 150 R 60 60 1 1 I
|
||||||
X IN 8 -400 200 150 R 60 60 1 1 W
|
|
||||||
ENDDRAW
|
ENDDRAW
|
||||||
ENDDEF
|
ENDDEF
|
||||||
#
|
#
|
||||||
|
|
Loading…
Reference in New Issue