2005-03-13 09:43:36 +00:00
|
|
|
/*
|
2006-09-03 16:09:07 +00:00
|
|
|
* QEMU ESP/NCR53C9x emulation
|
2007-09-16 21:08:06 +00:00
|
|
|
*
|
2006-03-11 16:29:14 +00:00
|
|
|
* Copyright (c) 2005-2006 Fabrice Bellard
|
2007-09-16 21:08:06 +00:00
|
|
|
*
|
2005-03-13 09:43:36 +00:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2007-11-17 17:14:51 +00:00
|
|
|
#include "hw.h"
|
|
|
|
#include "block.h"
|
|
|
|
#include "scsi-disk.h"
|
|
|
|
#include "sun4m.h"
|
|
|
|
/* FIXME: Only needed for MAX_DISKS, which is probably wrong. */
|
|
|
|
#include "sysemu.h"
|
2005-03-13 09:43:36 +00:00
|
|
|
|
|
|
|
/* debug ESP card */
|
2005-04-06 20:31:50 +00:00
|
|
|
//#define DEBUG_ESP
|
2005-03-13 09:43:36 +00:00
|
|
|
|
2006-09-03 16:09:07 +00:00
|
|
|
/*
|
2007-12-01 14:51:23 +00:00
|
|
|
* On Sparc32, this is the ESP (NCR53C90) part of chip STP2000 (Master I/O),
|
|
|
|
* also produced as NCR89C100. See
|
2006-09-03 16:09:07 +00:00
|
|
|
* http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR89C100.txt
|
|
|
|
* and
|
|
|
|
* http://www.ibiblio.org/pub/historic-linux/early-ports/Sparc/NCR/NCR53C9X.txt
|
|
|
|
*/
|
|
|
|
|
2005-03-13 09:43:36 +00:00
|
|
|
#ifdef DEBUG_ESP
|
|
|
|
#define DPRINTF(fmt, args...) \
|
|
|
|
do { printf("ESP: " fmt , ##args); } while (0)
|
|
|
|
#else
|
|
|
|
#define DPRINTF(fmt, args...)
|
|
|
|
#endif
|
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
#define ESP_MASK 0x3f
|
|
|
|
#define ESP_REGS 16
|
|
|
|
#define ESP_SIZE (ESP_REGS * 4)
|
2006-05-25 23:58:51 +00:00
|
|
|
#define TI_BUFSZ 32
|
2006-09-03 16:09:07 +00:00
|
|
|
|
2006-03-11 16:29:14 +00:00
|
|
|
typedef struct ESPState ESPState;
|
2005-03-13 09:43:36 +00:00
|
|
|
|
2006-03-11 16:29:14 +00:00
|
|
|
struct ESPState {
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq irq;
|
2007-05-26 17:39:43 +00:00
|
|
|
uint8_t rregs[ESP_REGS];
|
|
|
|
uint8_t wregs[ESP_REGS];
|
2006-09-03 16:09:07 +00:00
|
|
|
int32_t ti_size;
|
2005-10-30 17:24:05 +00:00
|
|
|
uint32_t ti_rptr, ti_wptr;
|
|
|
|
uint8_t ti_buf[TI_BUFSZ];
|
2006-05-26 21:53:41 +00:00
|
|
|
int sense;
|
2005-10-30 17:24:05 +00:00
|
|
|
int dma;
|
2007-12-02 04:51:10 +00:00
|
|
|
SCSIDevice *scsi_dev[ESP_MAX_DEVS];
|
2006-05-25 23:58:51 +00:00
|
|
|
SCSIDevice *current_dev;
|
2006-06-03 14:19:19 +00:00
|
|
|
uint8_t cmdbuf[TI_BUFSZ];
|
|
|
|
int cmdlen;
|
|
|
|
int do_cmd;
|
2006-08-12 01:04:27 +00:00
|
|
|
|
2006-09-17 03:20:58 +00:00
|
|
|
/* The amount of data left in the current DMA transfer. */
|
2006-08-12 01:04:27 +00:00
|
|
|
uint32_t dma_left;
|
2006-09-17 03:20:58 +00:00
|
|
|
/* The size of the current DMA transfer. Zero if no transfer is in
|
|
|
|
progress. */
|
|
|
|
uint32_t dma_counter;
|
2006-08-29 04:52:16 +00:00
|
|
|
uint8_t *async_buf;
|
2006-08-12 01:04:27 +00:00
|
|
|
uint32_t async_len;
|
2006-09-03 16:09:07 +00:00
|
|
|
void *dma_opaque;
|
2006-03-11 16:29:14 +00:00
|
|
|
};
|
2005-03-13 09:43:36 +00:00
|
|
|
|
2007-12-01 14:51:23 +00:00
|
|
|
#define ESP_TCLO 0x0
|
|
|
|
#define ESP_TCMID 0x1
|
|
|
|
#define ESP_FIFO 0x2
|
|
|
|
#define ESP_CMD 0x3
|
|
|
|
#define ESP_RSTAT 0x4
|
|
|
|
#define ESP_WBUSID 0x4
|
|
|
|
#define ESP_RINTR 0x5
|
|
|
|
#define ESP_WSEL 0x5
|
|
|
|
#define ESP_RSEQ 0x6
|
|
|
|
#define ESP_WSYNTP 0x6
|
|
|
|
#define ESP_RFLAGS 0x7
|
|
|
|
#define ESP_WSYNO 0x7
|
|
|
|
#define ESP_CFG1 0x8
|
|
|
|
#define ESP_RRES1 0x9
|
|
|
|
#define ESP_WCCF 0x9
|
|
|
|
#define ESP_RRES2 0xa
|
|
|
|
#define ESP_WTEST 0xa
|
|
|
|
#define ESP_CFG2 0xb
|
|
|
|
#define ESP_CFG3 0xc
|
|
|
|
#define ESP_RES3 0xd
|
|
|
|
#define ESP_TCHI 0xe
|
|
|
|
#define ESP_RES4 0xf
|
|
|
|
|
|
|
|
#define CMD_DMA 0x80
|
|
|
|
#define CMD_CMD 0x7f
|
|
|
|
|
|
|
|
#define CMD_NOP 0x00
|
|
|
|
#define CMD_FLUSH 0x01
|
|
|
|
#define CMD_RESET 0x02
|
|
|
|
#define CMD_BUSRESET 0x03
|
|
|
|
#define CMD_TI 0x10
|
|
|
|
#define CMD_ICCS 0x11
|
|
|
|
#define CMD_MSGACC 0x12
|
|
|
|
#define CMD_SATN 0x1a
|
|
|
|
#define CMD_SELATN 0x42
|
|
|
|
#define CMD_SELATNS 0x43
|
|
|
|
#define CMD_ENSEL 0x44
|
|
|
|
|
2005-04-06 20:31:50 +00:00
|
|
|
#define STAT_DO 0x00
|
|
|
|
#define STAT_DI 0x01
|
|
|
|
#define STAT_CD 0x02
|
|
|
|
#define STAT_ST 0x03
|
|
|
|
#define STAT_MI 0x06
|
|
|
|
#define STAT_MO 0x07
|
2007-12-01 14:51:23 +00:00
|
|
|
#define STAT_PIO_MASK 0x06
|
2005-04-06 20:31:50 +00:00
|
|
|
|
|
|
|
#define STAT_TC 0x10
|
2006-08-12 01:04:27 +00:00
|
|
|
#define STAT_PE 0x20
|
|
|
|
#define STAT_GE 0x40
|
2005-04-06 20:31:50 +00:00
|
|
|
#define STAT_IN 0x80
|
|
|
|
|
|
|
|
#define INTR_FC 0x08
|
|
|
|
#define INTR_BS 0x10
|
|
|
|
#define INTR_DC 0x20
|
2005-11-11 00:24:58 +00:00
|
|
|
#define INTR_RST 0x80
|
2005-04-06 20:31:50 +00:00
|
|
|
|
|
|
|
#define SEQ_0 0x0
|
|
|
|
#define SEQ_CD 0x4
|
|
|
|
|
2007-12-01 14:51:23 +00:00
|
|
|
#define CFG1_RESREPT 0x40
|
|
|
|
|
|
|
|
#define CFG2_MASK 0x15
|
|
|
|
|
|
|
|
#define TCHI_FAS100A 0x4
|
|
|
|
|
2006-06-03 14:19:19 +00:00
|
|
|
static int get_cmd(ESPState *s, uint8_t *buf)
|
2005-04-06 20:31:50 +00:00
|
|
|
{
|
2006-08-29 04:52:16 +00:00
|
|
|
uint32_t dmalen;
|
2005-04-06 20:31:50 +00:00
|
|
|
int target;
|
|
|
|
|
2007-12-01 14:51:23 +00:00
|
|
|
dmalen = s->rregs[ESP_TCLO] | (s->rregs[ESP_TCMID] << 8);
|
|
|
|
target = s->wregs[ESP_WBUSID] & 7;
|
2006-06-03 14:19:19 +00:00
|
|
|
DPRINTF("get_cmd: len %d target %d\n", dmalen, target);
|
2005-10-30 17:24:05 +00:00
|
|
|
if (s->dma) {
|
2006-09-03 16:09:07 +00:00
|
|
|
espdma_memory_read(s->dma_opaque, buf, dmalen);
|
2005-10-30 17:24:05 +00:00
|
|
|
} else {
|
2007-10-06 11:28:21 +00:00
|
|
|
buf[0] = 0;
|
|
|
|
memcpy(&buf[1], s->ti_buf, dmalen);
|
|
|
|
dmalen++;
|
2005-10-30 17:24:05 +00:00
|
|
|
}
|
2006-05-25 23:58:51 +00:00
|
|
|
|
2005-04-06 20:31:50 +00:00
|
|
|
s->ti_size = 0;
|
2005-10-30 17:24:05 +00:00
|
|
|
s->ti_rptr = 0;
|
|
|
|
s->ti_wptr = 0;
|
2005-04-06 20:31:50 +00:00
|
|
|
|
2006-08-29 04:52:16 +00:00
|
|
|
if (s->current_dev) {
|
|
|
|
/* Started a new command before the old one finished. Cancel it. */
|
2007-12-10 02:58:34 +00:00
|
|
|
s->current_dev->cancel_io(s->current_dev, 0);
|
2006-08-29 04:52:16 +00:00
|
|
|
s->async_len = 0;
|
|
|
|
}
|
|
|
|
|
2007-12-02 04:51:10 +00:00
|
|
|
if (target >= ESP_MAX_DEVS || !s->scsi_dev[target]) {
|
2006-05-25 23:58:51 +00:00
|
|
|
// No such drive
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] = STAT_IN;
|
|
|
|
s->rregs[ESP_RINTR] = INTR_DC;
|
|
|
|
s->rregs[ESP_RSEQ] = SEQ_0;
|
2007-10-06 11:28:21 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
|
|
|
return 0;
|
2005-04-06 20:31:50 +00:00
|
|
|
}
|
2006-05-25 23:58:51 +00:00
|
|
|
s->current_dev = s->scsi_dev[target];
|
2006-06-03 14:19:19 +00:00
|
|
|
return dmalen;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void do_cmd(ESPState *s, uint8_t *buf)
|
|
|
|
{
|
|
|
|
int32_t datalen;
|
|
|
|
int lun;
|
|
|
|
|
|
|
|
DPRINTF("do_cmd: busid 0x%x\n", buf[0]);
|
|
|
|
lun = buf[0] & 7;
|
2007-12-10 02:58:34 +00:00
|
|
|
datalen = s->current_dev->send_command(s->current_dev, 0, &buf[1], lun);
|
2006-09-03 16:09:07 +00:00
|
|
|
s->ti_size = datalen;
|
|
|
|
if (datalen != 0) {
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] = STAT_IN | STAT_TC;
|
2006-08-29 04:52:16 +00:00
|
|
|
s->dma_left = 0;
|
2006-09-17 03:20:58 +00:00
|
|
|
s->dma_counter = 0;
|
2006-05-25 23:58:51 +00:00
|
|
|
if (datalen > 0) {
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] |= STAT_DI;
|
2007-12-10 02:58:34 +00:00
|
|
|
s->current_dev->read_data(s->current_dev, 0);
|
2006-05-25 23:58:51 +00:00
|
|
|
} else {
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] |= STAT_DO;
|
2007-12-10 02:58:34 +00:00
|
|
|
s->current_dev->write_data(s->current_dev, 0);
|
2005-12-05 20:30:36 +00:00
|
|
|
}
|
2005-04-06 20:31:50 +00:00
|
|
|
}
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RINTR] = INTR_BS | INTR_FC;
|
|
|
|
s->rregs[ESP_RSEQ] = SEQ_CD;
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2005-04-06 20:31:50 +00:00
|
|
|
}
|
|
|
|
|
2006-06-03 14:19:19 +00:00
|
|
|
static void handle_satn(ESPState *s)
|
|
|
|
{
|
|
|
|
uint8_t buf[32];
|
|
|
|
int len;
|
|
|
|
|
|
|
|
len = get_cmd(s, buf);
|
|
|
|
if (len)
|
|
|
|
do_cmd(s, buf);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void handle_satn_stop(ESPState *s)
|
|
|
|
{
|
|
|
|
s->cmdlen = get_cmd(s, s->cmdbuf);
|
|
|
|
if (s->cmdlen) {
|
|
|
|
DPRINTF("Set ATN & Stop: cmdlen %d\n", s->cmdlen);
|
|
|
|
s->do_cmd = 1;
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] = STAT_IN | STAT_TC | STAT_CD;
|
|
|
|
s->rregs[ESP_RINTR] = INTR_BS | INTR_FC;
|
|
|
|
s->rregs[ESP_RSEQ] = SEQ_CD;
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2006-06-03 14:19:19 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-05-26 21:53:41 +00:00
|
|
|
static void write_response(ESPState *s)
|
2005-04-06 20:31:50 +00:00
|
|
|
{
|
2006-05-26 21:53:41 +00:00
|
|
|
DPRINTF("Transfer status (sense=%d)\n", s->sense);
|
|
|
|
s->ti_buf[0] = s->sense;
|
|
|
|
s->ti_buf[1] = 0;
|
2005-10-30 17:24:05 +00:00
|
|
|
if (s->dma) {
|
2006-09-03 16:09:07 +00:00
|
|
|
espdma_memory_write(s->dma_opaque, s->ti_buf, 2);
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] = STAT_IN | STAT_TC | STAT_ST;
|
|
|
|
s->rregs[ESP_RINTR] = INTR_BS | INTR_FC;
|
|
|
|
s->rregs[ESP_RSEQ] = SEQ_CD;
|
2005-10-30 17:24:05 +00:00
|
|
|
} else {
|
2007-10-06 11:28:21 +00:00
|
|
|
s->ti_size = 2;
|
|
|
|
s->ti_rptr = 0;
|
|
|
|
s->ti_wptr = 0;
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RFLAGS] = 2;
|
2005-10-30 17:24:05 +00:00
|
|
|
}
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2005-04-06 20:31:50 +00:00
|
|
|
}
|
2005-10-30 17:24:05 +00:00
|
|
|
|
2006-08-29 04:52:16 +00:00
|
|
|
static void esp_dma_done(ESPState *s)
|
|
|
|
{
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] |= STAT_IN | STAT_TC;
|
|
|
|
s->rregs[ESP_RINTR] = INTR_BS;
|
|
|
|
s->rregs[ESP_RSEQ] = 0;
|
|
|
|
s->rregs[ESP_RFLAGS] = 0;
|
|
|
|
s->rregs[ESP_TCLO] = 0;
|
|
|
|
s->rregs[ESP_TCMID] = 0;
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2006-08-29 04:52:16 +00:00
|
|
|
}
|
|
|
|
|
2006-08-12 01:04:27 +00:00
|
|
|
static void esp_do_dma(ESPState *s)
|
|
|
|
{
|
2006-09-03 16:09:07 +00:00
|
|
|
uint32_t len;
|
2006-08-12 01:04:27 +00:00
|
|
|
int to_device;
|
2006-08-29 04:52:16 +00:00
|
|
|
|
2006-09-03 16:09:07 +00:00
|
|
|
to_device = (s->ti_size < 0);
|
2006-08-29 04:52:16 +00:00
|
|
|
len = s->dma_left;
|
2006-08-12 01:04:27 +00:00
|
|
|
if (s->do_cmd) {
|
|
|
|
DPRINTF("command len %d + %d\n", s->cmdlen, len);
|
2006-09-03 16:09:07 +00:00
|
|
|
espdma_memory_read(s->dma_opaque, &s->cmdbuf[s->cmdlen], len);
|
2006-08-12 01:04:27 +00:00
|
|
|
s->ti_size = 0;
|
|
|
|
s->cmdlen = 0;
|
|
|
|
s->do_cmd = 0;
|
|
|
|
do_cmd(s, s->cmdbuf);
|
|
|
|
return;
|
2006-08-29 04:52:16 +00:00
|
|
|
}
|
|
|
|
if (s->async_len == 0) {
|
|
|
|
/* Defer until data is available. */
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
if (len > s->async_len) {
|
|
|
|
len = s->async_len;
|
|
|
|
}
|
|
|
|
if (to_device) {
|
2006-09-03 16:09:07 +00:00
|
|
|
espdma_memory_read(s->dma_opaque, s->async_buf, len);
|
2006-08-12 01:04:27 +00:00
|
|
|
} else {
|
2006-09-03 16:09:07 +00:00
|
|
|
espdma_memory_write(s->dma_opaque, s->async_buf, len);
|
2006-08-29 04:52:16 +00:00
|
|
|
}
|
|
|
|
s->dma_left -= len;
|
|
|
|
s->async_buf += len;
|
|
|
|
s->async_len -= len;
|
2006-09-17 03:20:58 +00:00
|
|
|
if (to_device)
|
|
|
|
s->ti_size += len;
|
|
|
|
else
|
|
|
|
s->ti_size -= len;
|
2006-08-29 04:52:16 +00:00
|
|
|
if (s->async_len == 0) {
|
2006-08-12 01:04:27 +00:00
|
|
|
if (to_device) {
|
2006-09-03 16:09:07 +00:00
|
|
|
// ti_size is negative
|
2007-12-10 02:58:34 +00:00
|
|
|
s->current_dev->write_data(s->current_dev, 0);
|
2006-08-12 01:04:27 +00:00
|
|
|
} else {
|
2007-12-10 02:58:34 +00:00
|
|
|
s->current_dev->read_data(s->current_dev, 0);
|
2006-09-17 03:20:58 +00:00
|
|
|
/* If there is still data to be read from the device then
|
|
|
|
complete the DMA operation immeriately. Otherwise defer
|
|
|
|
until the scsi layer has completed. */
|
|
|
|
if (s->dma_left == 0 && s->ti_size > 0) {
|
|
|
|
esp_dma_done(s);
|
|
|
|
}
|
2006-08-12 01:04:27 +00:00
|
|
|
}
|
2006-09-17 03:20:58 +00:00
|
|
|
} else {
|
|
|
|
/* Partially filled a scsi buffer. Complete immediately. */
|
2006-08-29 04:52:16 +00:00
|
|
|
esp_dma_done(s);
|
|
|
|
}
|
2006-08-12 01:04:27 +00:00
|
|
|
}
|
|
|
|
|
2006-08-29 04:52:16 +00:00
|
|
|
static void esp_command_complete(void *opaque, int reason, uint32_t tag,
|
|
|
|
uint32_t arg)
|
2006-05-25 23:58:51 +00:00
|
|
|
{
|
|
|
|
ESPState *s = (ESPState *)opaque;
|
|
|
|
|
2006-08-12 01:04:27 +00:00
|
|
|
if (reason == SCSI_REASON_DONE) {
|
|
|
|
DPRINTF("SCSI Command complete\n");
|
|
|
|
if (s->ti_size != 0)
|
|
|
|
DPRINTF("SCSI command completed unexpectedly\n");
|
|
|
|
s->ti_size = 0;
|
2006-08-29 04:52:16 +00:00
|
|
|
s->dma_left = 0;
|
|
|
|
s->async_len = 0;
|
|
|
|
if (arg)
|
2006-08-12 01:04:27 +00:00
|
|
|
DPRINTF("Command failed\n");
|
2006-08-29 04:52:16 +00:00
|
|
|
s->sense = arg;
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] = STAT_ST;
|
2006-08-29 04:52:16 +00:00
|
|
|
esp_dma_done(s);
|
|
|
|
s->current_dev = NULL;
|
2006-08-12 01:04:27 +00:00
|
|
|
} else {
|
|
|
|
DPRINTF("transfer %d/%d\n", s->dma_left, s->ti_size);
|
2006-08-29 04:52:16 +00:00
|
|
|
s->async_len = arg;
|
2007-12-10 02:58:34 +00:00
|
|
|
s->async_buf = s->current_dev->get_buf(s->current_dev, 0);
|
2006-09-17 03:20:58 +00:00
|
|
|
if (s->dma_left) {
|
2006-08-29 04:52:16 +00:00
|
|
|
esp_do_dma(s);
|
2006-09-17 03:20:58 +00:00
|
|
|
} else if (s->dma_counter != 0 && s->ti_size <= 0) {
|
|
|
|
/* If this was the last part of a DMA transfer then the
|
|
|
|
completion interrupt is deferred to here. */
|
|
|
|
esp_dma_done(s);
|
|
|
|
}
|
2006-08-12 01:04:27 +00:00
|
|
|
}
|
2006-05-25 23:58:51 +00:00
|
|
|
}
|
|
|
|
|
2005-04-06 20:31:50 +00:00
|
|
|
static void handle_ti(ESPState *s)
|
|
|
|
{
|
2006-08-12 01:04:27 +00:00
|
|
|
uint32_t dmalen, minlen;
|
2005-04-06 20:31:50 +00:00
|
|
|
|
2007-12-01 14:51:23 +00:00
|
|
|
dmalen = s->rregs[ESP_TCLO] | (s->rregs[ESP_TCMID] << 8);
|
2006-05-21 12:46:31 +00:00
|
|
|
if (dmalen==0) {
|
|
|
|
dmalen=0x10000;
|
|
|
|
}
|
2006-09-17 03:20:58 +00:00
|
|
|
s->dma_counter = dmalen;
|
2006-05-21 12:46:31 +00:00
|
|
|
|
2006-06-03 14:19:19 +00:00
|
|
|
if (s->do_cmd)
|
|
|
|
minlen = (dmalen < 32) ? dmalen : 32;
|
2006-09-03 16:09:07 +00:00
|
|
|
else if (s->ti_size < 0)
|
|
|
|
minlen = (dmalen < -s->ti_size) ? dmalen : -s->ti_size;
|
2006-06-03 14:19:19 +00:00
|
|
|
else
|
|
|
|
minlen = (dmalen < s->ti_size) ? dmalen : s->ti_size;
|
2006-05-21 12:46:31 +00:00
|
|
|
DPRINTF("Transfer Information len %d\n", minlen);
|
2005-10-30 17:24:05 +00:00
|
|
|
if (s->dma) {
|
2006-08-12 01:04:27 +00:00
|
|
|
s->dma_left = minlen;
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] &= ~STAT_TC;
|
2006-08-12 01:04:27 +00:00
|
|
|
esp_do_dma(s);
|
2006-06-03 14:19:19 +00:00
|
|
|
} else if (s->do_cmd) {
|
|
|
|
DPRINTF("command len %d\n", s->cmdlen);
|
|
|
|
s->ti_size = 0;
|
|
|
|
s->cmdlen = 0;
|
|
|
|
s->do_cmd = 0;
|
|
|
|
do_cmd(s, s->cmdbuf);
|
|
|
|
return;
|
|
|
|
}
|
2005-04-06 20:31:50 +00:00
|
|
|
}
|
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
static void esp_reset(void *opaque)
|
2005-03-13 09:43:36 +00:00
|
|
|
{
|
|
|
|
ESPState *s = opaque;
|
2006-09-03 16:09:07 +00:00
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
memset(s->rregs, 0, ESP_REGS);
|
|
|
|
memset(s->wregs, 0, ESP_REGS);
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_TCHI] = TCHI_FAS100A; // Indicate fas100a
|
2006-03-11 16:29:14 +00:00
|
|
|
s->ti_size = 0;
|
|
|
|
s->ti_rptr = 0;
|
|
|
|
s->ti_wptr = 0;
|
|
|
|
s->dma = 0;
|
2006-06-03 14:19:19 +00:00
|
|
|
s->do_cmd = 0;
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
|
|
|
|
2007-08-16 19:56:27 +00:00
|
|
|
static void parent_esp_reset(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
if (level)
|
|
|
|
esp_reset(opaque);
|
|
|
|
}
|
|
|
|
|
2005-03-13 09:43:36 +00:00
|
|
|
static uint32_t esp_mem_readb(void *opaque, target_phys_addr_t addr)
|
|
|
|
{
|
|
|
|
ESPState *s = opaque;
|
|
|
|
uint32_t saddr;
|
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
saddr = (addr & ESP_MASK) >> 2;
|
2005-11-11 00:24:58 +00:00
|
|
|
DPRINTF("read reg[%d]: 0x%2.2x\n", saddr, s->rregs[saddr]);
|
2005-03-13 09:43:36 +00:00
|
|
|
switch (saddr) {
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_FIFO:
|
2007-10-06 11:28:21 +00:00
|
|
|
if (s->ti_size > 0) {
|
|
|
|
s->ti_size--;
|
2007-12-01 14:51:23 +00:00
|
|
|
if ((s->rregs[ESP_RSTAT] & STAT_PIO_MASK) == 0) {
|
2006-05-25 23:58:51 +00:00
|
|
|
/* Data in/out. */
|
2006-08-29 04:52:16 +00:00
|
|
|
fprintf(stderr, "esp: PIO data read not implemented\n");
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_FIFO] = 0;
|
2006-05-25 23:58:51 +00:00
|
|
|
} else {
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_FIFO] = s->ti_buf[s->ti_rptr++];
|
2006-05-25 23:58:51 +00:00
|
|
|
}
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2007-10-06 11:28:21 +00:00
|
|
|
}
|
|
|
|
if (s->ti_size == 0) {
|
2005-10-30 17:24:05 +00:00
|
|
|
s->ti_rptr = 0;
|
|
|
|
s->ti_wptr = 0;
|
|
|
|
}
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_RINTR:
|
2006-08-12 01:04:27 +00:00
|
|
|
// Clear interrupt/error status bits
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RSTAT] &= ~(STAT_IN | STAT_GE | STAT_PE);
|
2007-10-06 11:28:21 +00:00
|
|
|
qemu_irq_lower(s->irq);
|
2005-11-11 00:24:58 +00:00
|
|
|
break;
|
2005-03-13 09:43:36 +00:00
|
|
|
default:
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
2005-04-06 20:31:50 +00:00
|
|
|
return s->rregs[saddr];
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void esp_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
|
|
|
|
{
|
|
|
|
ESPState *s = opaque;
|
|
|
|
uint32_t saddr;
|
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
saddr = (addr & ESP_MASK) >> 2;
|
2007-12-01 14:51:23 +00:00
|
|
|
DPRINTF("write reg[%d]: 0x%2.2x -> 0x%2.2x\n", saddr, s->wregs[saddr],
|
|
|
|
val);
|
2005-03-13 09:43:36 +00:00
|
|
|
switch (saddr) {
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_TCLO:
|
|
|
|
case ESP_TCMID:
|
|
|
|
s->rregs[ESP_RSTAT] &= ~STAT_TC;
|
2005-10-30 17:24:05 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_FIFO:
|
2006-06-03 14:19:19 +00:00
|
|
|
if (s->do_cmd) {
|
|
|
|
s->cmdbuf[s->cmdlen++] = val & 0xff;
|
2007-12-01 14:51:23 +00:00
|
|
|
} else if ((s->rregs[ESP_RSTAT] & STAT_PIO_MASK) == 0) {
|
2006-05-25 23:58:51 +00:00
|
|
|
uint8_t buf;
|
|
|
|
buf = val & 0xff;
|
|
|
|
s->ti_size--;
|
2006-08-29 04:52:16 +00:00
|
|
|
fprintf(stderr, "esp: PIO data write not implemented\n");
|
2006-05-25 23:58:51 +00:00
|
|
|
} else {
|
|
|
|
s->ti_size++;
|
|
|
|
s->ti_buf[s->ti_wptr++] = val & 0xff;
|
|
|
|
}
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_CMD:
|
2005-10-30 17:24:05 +00:00
|
|
|
s->rregs[saddr] = val;
|
2007-12-01 14:51:23 +00:00
|
|
|
if (val & CMD_DMA) {
|
2007-10-06 11:28:21 +00:00
|
|
|
s->dma = 1;
|
2006-09-17 03:20:58 +00:00
|
|
|
/* Reload DMA counter. */
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_TCLO] = s->wregs[ESP_TCLO];
|
|
|
|
s->rregs[ESP_TCMID] = s->wregs[ESP_TCMID];
|
2007-10-06 11:28:21 +00:00
|
|
|
} else {
|
|
|
|
s->dma = 0;
|
|
|
|
}
|
2007-12-01 14:51:23 +00:00
|
|
|
switch(val & CMD_CMD) {
|
|
|
|
case CMD_NOP:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("NOP (%2.2x)\n", val);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_FLUSH:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Flush FIFO (%2.2x)\n", val);
|
2005-11-11 00:24:58 +00:00
|
|
|
//s->ti_size = 0;
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RINTR] = INTR_FC;
|
|
|
|
s->rregs[ESP_RSEQ] = 0;
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_RESET:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Chip reset (%2.2x)\n", val);
|
|
|
|
esp_reset(s);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_BUSRESET:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Bus reset (%2.2x)\n", val);
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RINTR] = INTR_RST;
|
|
|
|
if (!(s->wregs[ESP_CFG1] & CFG1_RESREPT)) {
|
2007-05-27 16:36:10 +00:00
|
|
|
qemu_irq_raise(s->irq);
|
2005-11-11 00:24:58 +00:00
|
|
|
}
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_TI:
|
2007-10-06 11:28:21 +00:00
|
|
|
handle_ti(s);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_ICCS:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Initiator Command Complete Sequence (%2.2x)\n", val);
|
|
|
|
write_response(s);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_MSGACC:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Message Accepted (%2.2x)\n", val);
|
|
|
|
write_response(s);
|
2007-12-01 14:51:23 +00:00
|
|
|
s->rregs[ESP_RINTR] = INTR_DC;
|
|
|
|
s->rregs[ESP_RSEQ] = 0;
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_SATN:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Set ATN (%2.2x)\n", val);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_SELATN:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Set ATN (%2.2x)\n", val);
|
|
|
|
handle_satn(s);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_SELATNS:
|
2007-10-06 11:28:21 +00:00
|
|
|
DPRINTF("Set ATN & stop (%2.2x)\n", val);
|
|
|
|
handle_satn_stop(s);
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case CMD_ENSEL:
|
2007-08-11 07:58:41 +00:00
|
|
|
DPRINTF("Enable selection (%2.2x)\n", val);
|
|
|
|
break;
|
2007-10-06 11:28:21 +00:00
|
|
|
default:
|
|
|
|
DPRINTF("Unhandled ESP command (%2.2x)\n", val);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_WBUSID ... ESP_WSYNO:
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_CFG1:
|
2005-10-30 17:24:05 +00:00
|
|
|
s->rregs[saddr] = val;
|
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_WCCF ... ESP_WTEST:
|
2005-10-30 17:24:05 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_CFG2:
|
|
|
|
s->rregs[saddr] = val & CFG2_MASK;
|
2005-11-11 00:24:58 +00:00
|
|
|
break;
|
2007-12-01 14:51:23 +00:00
|
|
|
case ESP_CFG3 ... ESP_RES4:
|
2005-10-30 17:24:05 +00:00
|
|
|
s->rregs[saddr] = val;
|
|
|
|
break;
|
2005-03-13 09:43:36 +00:00
|
|
|
default:
|
2007-10-06 11:28:21 +00:00
|
|
|
break;
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
2005-04-06 20:31:50 +00:00
|
|
|
s->wregs[saddr] = val;
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static CPUReadMemoryFunc *esp_mem_read[3] = {
|
|
|
|
esp_mem_readb,
|
2008-01-01 17:06:38 +00:00
|
|
|
NULL,
|
|
|
|
NULL,
|
2005-03-13 09:43:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static CPUWriteMemoryFunc *esp_mem_write[3] = {
|
|
|
|
esp_mem_writeb,
|
2008-01-01 17:06:38 +00:00
|
|
|
NULL,
|
|
|
|
NULL,
|
2005-03-13 09:43:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static void esp_save(QEMUFile *f, void *opaque)
|
|
|
|
{
|
|
|
|
ESPState *s = opaque;
|
2005-04-06 20:31:50 +00:00
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
qemu_put_buffer(f, s->rregs, ESP_REGS);
|
|
|
|
qemu_put_buffer(f, s->wregs, ESP_REGS);
|
2005-10-30 17:24:05 +00:00
|
|
|
qemu_put_be32s(f, &s->ti_size);
|
|
|
|
qemu_put_be32s(f, &s->ti_rptr);
|
|
|
|
qemu_put_be32s(f, &s->ti_wptr);
|
|
|
|
qemu_put_buffer(f, s->ti_buf, TI_BUFSZ);
|
2007-04-13 19:24:07 +00:00
|
|
|
qemu_put_be32s(f, &s->sense);
|
2005-10-30 17:24:05 +00:00
|
|
|
qemu_put_be32s(f, &s->dma);
|
2007-04-13 19:24:07 +00:00
|
|
|
qemu_put_buffer(f, s->cmdbuf, TI_BUFSZ);
|
|
|
|
qemu_put_be32s(f, &s->cmdlen);
|
|
|
|
qemu_put_be32s(f, &s->do_cmd);
|
|
|
|
qemu_put_be32s(f, &s->dma_left);
|
|
|
|
// There should be no transfers in progress, so dma_counter is not saved
|
2005-03-13 09:43:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static int esp_load(QEMUFile *f, void *opaque, int version_id)
|
|
|
|
{
|
|
|
|
ESPState *s = opaque;
|
2007-09-17 08:09:54 +00:00
|
|
|
|
2007-04-13 19:24:07 +00:00
|
|
|
if (version_id != 3)
|
|
|
|
return -EINVAL; // Cannot emulate 2
|
2005-03-13 09:43:36 +00:00
|
|
|
|
2007-05-26 17:39:43 +00:00
|
|
|
qemu_get_buffer(f, s->rregs, ESP_REGS);
|
|
|
|
qemu_get_buffer(f, s->wregs, ESP_REGS);
|
2005-10-30 17:24:05 +00:00
|
|
|
qemu_get_be32s(f, &s->ti_size);
|
|
|
|
qemu_get_be32s(f, &s->ti_rptr);
|
|
|
|
qemu_get_be32s(f, &s->ti_wptr);
|
|
|
|
qemu_get_buffer(f, s->ti_buf, TI_BUFSZ);
|
2007-04-13 19:24:07 +00:00
|
|
|
qemu_get_be32s(f, &s->sense);
|
2005-10-30 17:24:05 +00:00
|
|
|
qemu_get_be32s(f, &s->dma);
|
2007-04-13 19:24:07 +00:00
|
|
|
qemu_get_buffer(f, s->cmdbuf, TI_BUFSZ);
|
|
|
|
qemu_get_be32s(f, &s->cmdlen);
|
|
|
|
qemu_get_be32s(f, &s->do_cmd);
|
|
|
|
qemu_get_be32s(f, &s->dma_left);
|
2005-04-06 20:31:50 +00:00
|
|
|
|
2005-03-13 09:43:36 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2006-12-24 17:12:43 +00:00
|
|
|
void esp_scsi_attach(void *opaque, BlockDriverState *bd, int id)
|
|
|
|
{
|
|
|
|
ESPState *s = (ESPState *)opaque;
|
|
|
|
|
|
|
|
if (id < 0) {
|
|
|
|
for (id = 0; id < ESP_MAX_DEVS; id++) {
|
|
|
|
if (s->scsi_dev[id] == NULL)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (id >= ESP_MAX_DEVS) {
|
|
|
|
DPRINTF("Bad Device ID %d\n", id);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
if (s->scsi_dev[id]) {
|
|
|
|
DPRINTF("Destroying device %d\n", id);
|
2007-12-10 02:58:34 +00:00
|
|
|
s->scsi_dev[id]->destroy(s->scsi_dev[id]);
|
2006-12-24 17:12:43 +00:00
|
|
|
}
|
|
|
|
DPRINTF("Attaching block device %d\n", id);
|
|
|
|
/* Command queueing is not implemented. */
|
2007-12-24 16:10:43 +00:00
|
|
|
s->scsi_dev[id] = scsi_generic_init(bd, 0, esp_command_complete, s);
|
|
|
|
if (s->scsi_dev[id] == NULL)
|
|
|
|
s->scsi_dev[id] = scsi_disk_init(bd, 0, esp_command_complete, s);
|
2006-12-24 17:12:43 +00:00
|
|
|
}
|
|
|
|
|
2007-12-02 04:51:10 +00:00
|
|
|
void *esp_init(target_phys_addr_t espaddr,
|
2007-08-16 19:56:27 +00:00
|
|
|
void *dma_opaque, qemu_irq irq, qemu_irq *reset)
|
2005-03-13 09:43:36 +00:00
|
|
|
{
|
|
|
|
ESPState *s;
|
2006-09-03 16:09:07 +00:00
|
|
|
int esp_io_memory;
|
2005-03-13 09:43:36 +00:00
|
|
|
|
|
|
|
s = qemu_mallocz(sizeof(ESPState));
|
|
|
|
if (!s)
|
2006-09-03 16:09:07 +00:00
|
|
|
return NULL;
|
2005-03-13 09:43:36 +00:00
|
|
|
|
2007-05-27 16:36:10 +00:00
|
|
|
s->irq = irq;
|
2006-09-03 16:09:07 +00:00
|
|
|
s->dma_opaque = dma_opaque;
|
2005-03-13 09:43:36 +00:00
|
|
|
|
|
|
|
esp_io_memory = cpu_register_io_memory(0, esp_mem_read, esp_mem_write, s);
|
2007-05-26 17:39:43 +00:00
|
|
|
cpu_register_physical_memory(espaddr, ESP_SIZE, esp_io_memory);
|
2005-03-13 09:43:36 +00:00
|
|
|
|
|
|
|
esp_reset(s);
|
|
|
|
|
2007-04-13 19:24:07 +00:00
|
|
|
register_savevm("esp", espaddr, 3, esp_save, esp_load, s);
|
2005-03-13 09:43:36 +00:00
|
|
|
qemu_register_reset(esp_reset, s);
|
|
|
|
|
2007-08-16 19:56:27 +00:00
|
|
|
*reset = *qemu_allocate_irqs(parent_esp_reset, s, 1);
|
|
|
|
|
2006-09-03 16:09:07 +00:00
|
|
|
return s;
|
|
|
|
}
|