remove old comment

git-svn-id: https://svn.openpcd.org:2342/trunk@155 6dc7ffe9-61d6-0310-9af1-9938baff3ed1
This commit is contained in:
(no author) 2006-09-09 15:36:25 +00:00
parent 5bf2bacdc5
commit 97c8df0983
1 changed files with 0 additions and 9 deletions

View File

@ -5,15 +5,6 @@
* into TCLK1, which is routed to XC1. Then configure TC0 to divide this
* clock by a configurable divider.
*
* PICC Simulator Side:
* In order to support responding to synchronous frames (REQA/WUPA/ANTICOL),
* we need a second Timer/Counter (TC1). This unit is reset by an external
* event (rising edge of modulation pause PCD->PICC) connected to TIOB2, and
* counts up to a configurable number of carrier clock cycles (RA). Once the
* RA value is reached, TIOA2 will see a rising edge. This rising edge will
* be interconnected to TF (Tx Frame) of the SSC to start transmitting our
* synchronous response.
*
*/
#include <lib_AT91SAM7.h>