USRP1 library (taken from gnuradio where it had been abandoned)
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Harald Welte d40ef8f001 migrate to python3 11 months ago
contrib migrate to python3 11 months ago
debian migrate to python3 11 months ago
doc build: Fix make distcheck 4 years ago
firmware migrate to python3 11 months ago
fpga Add README for new FPGA hosting location 13 years ago
host libusb_get_device_list() may return a negative number 11 months ago
m4 m4/ax_boost_base.m4: Fix debian multiarch_libsubdir path for arch armv7l 3 years ago
.gitignore contrib: integrate RPM spec 2 years ago
.gitreview Add config for git-review 4 years ago EXTRA_DIST: debian, contrib/* 2 years ago
Makefile.common Makefile.common: LTVERSIONFLAGS: remove -release 2 years ago
Makefile.par.gen Makefile.par.gen: Fix .deps directory not present during build 4 years ago
Makefile.swig Extract libusrp, adjust to be buildable standalone 5 years ago
Makefile.swig.gen.t Extract libusrp, adjust to be buildable standalone 5 years ago
README Cleaned up top-level README, and fixed or deleted lower level ones as 16 years ago
TODO-RELEASE Use release helper from libosmocore 3 years ago set -std=gnu11 2 years ago
git-version-gen Use git-version-gen 3 years ago
usrp.inf Houston, we have a trunk. 16 years ago Updated license from GPL version 2 or later to GPL version 3 or later. 15 years ago Drop unset LIBUSB_PKG_CONFIG_NAME 4 years ago


# README -- the short version

The top level makefile handles the host code and FX2 firmware.

Besides the normal gcc suite and all the auto tools, you'll need
the SDCC free C compiler to build the firmware. You MUST
USE VERSION 2.4.0 or VERSION 2.5.0 due to some problems with variable

The high level interface to the USRP using our standard FPGA bitstram
is contained in usrp/host/lib/usrp_standard.h

If you've got doxygen installed, there are html docs in

# Compiling the verilog (not required unless you're modifying it)

If you want to build the FPGA .rbf file from source (not required; we
provide pre-compiled .rbf files in usrp/fpga/rbf directory), you'll
need Altera's no cost Quartus II development tools. We're currently
building with Quartus II 5.1sp1 Web Edition. The project file is
usrp/fpga/toplevel/usrp_std/usrp_std.qpf. The toplevel verilog file
is usrp/fpga/toplevel/usrp_std/usrp_std.v. The bulk of the verilog
modules are contained in usrp/fpga/sdr_lib