31 lines
1.4 KiB
C
31 lines
1.4 KiB
C
/*
|
|
* Configuration Registers for the MT48LC8M32B2 SDRAM on the MPC5200 platform
|
|
*/
|
|
|
|
#define SDRAM_DDR 0 /* is SDR */
|
|
|
|
#if defined(CONFIG_MPC5200)
|
|
/* Settings for XLB = 132 MHz */
|
|
//#define SDRAM_MODE 0x00cc0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
|
|
//#define SDRAM_CONTROL 0x501f0000 // Control Register—MBAR + 0x0104
|
|
//#define SDRAM_CONFIG1 0xe2329000 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
|
|
//#define SDRAM_CONFIG2 0x46e70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
|
|
|
|
//Christian
|
|
//#define SDRAM_MODE 0x00cd0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
|
|
//#define SDRAM_CONTROL 0x501f0000 // Control Register—MBAR + 0x0104
|
|
//#define SDRAM_CONFIG1 0xd2322900 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
|
|
//#define SDRAM_CONFIG2 0x8ad70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
|
|
|
|
//###CHD: ordentliche Doku dazu! CAS=2, etc.
|
|
//STefan
|
|
#define SDRAM_MODE 0x008d0000 // CL-3 BURST-8 -> Mode Register—MBAR + 0x0100
|
|
#define SDRAM_CONTROL 0x504f0000 // Control Register—MBAR + 0x0104
|
|
#define SDRAM_CONFIG1 0xc2222900 // Delays between commands -> Configuration Register 1—MBAR + 0x0108
|
|
#define SDRAM_CONFIG2 0x88c70000 // Delays between commands -> Configuration Register 2—MBAR + 0x010C
|
|
|
|
|
|
#else
|
|
#error CONFIG_MPC5200 not defined, please set parameters for your sdram controller in mt48lc8m32b2.h
|
|
#endif
|