dnet: driver for Dave DNET ethernet controller
Driver for Dave DNET ethernet controller (used on Dave/DENX QongEVB-LITE board). Signed-off-by: Ilya Yanok <yanok@emcraft.com> Acked-by: Ben Warren <biggerbadderben@gmail.com>
This commit is contained in:
Ilya Yanok
Jean-Christophe PLAGNIOL-VILLARD
parent
54dc517328
commit
62cbc408f5
|
|
@ -33,6 +33,7 @@ COBJS-$(CONFIG_BFIN_MAC) += bfin_mac.o
|
|||
COBJS-$(CONFIG_DRIVER_CS8900) += cs8900.o
|
||||
COBJS-$(CONFIG_TULIP) += dc2114x.o
|
||||
COBJS-$(CONFIG_DRIVER_DM9000) += dm9000x.o
|
||||
COBJS-$(CONFIG_DNET) += dnet.o
|
||||
COBJS-$(CONFIG_E1000) += e1000.o
|
||||
COBJS-$(CONFIG_EEPRO100) += eepro100.o
|
||||
COBJS-$(CONFIG_ENC28J60) += enc28j60.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,396 @@
|
|||
/*
|
||||
* Dave Ethernet Controller driver
|
||||
*
|
||||
* Copyright (C) 2008 Dave S.r.l. <www.dave.eu>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#include <common.h>
|
||||
|
||||
#ifndef CONFIG_DNET_AUTONEG_TIMEOUT
|
||||
#define CONFIG_DNET_AUTONEG_TIMEOUT 5000000 /* default value */
|
||||
#endif
|
||||
|
||||
#include <net.h>
|
||||
#include <malloc.h>
|
||||
#include <linux/mii.h>
|
||||
|
||||
#include <miiphy.h>
|
||||
#include <asm/io.h>
|
||||
|
||||
#include "dnet.h"
|
||||
|
||||
struct dnet_device {
|
||||
struct dnet_registers *regs;
|
||||
const struct device *dev;
|
||||
struct eth_device netdev;
|
||||
unsigned short phy_addr;
|
||||
};
|
||||
|
||||
/* get struct dnet_device from given struct netdev */
|
||||
#define to_dnet(_nd) container_of(_nd, struct dnet_device, netdev)
|
||||
|
||||
/* function for reading internal MAC register */
|
||||
u16 dnet_readw_mac(struct dnet_device *dnet, u16 reg)
|
||||
{
|
||||
u16 data_read;
|
||||
|
||||
/* issue a read */
|
||||
writel(reg, &dnet->regs->MACREG_ADDR);
|
||||
|
||||
/* since a read/write op to the MAC is very slow,
|
||||
* we must wait before reading the data */
|
||||
udelay(1);
|
||||
|
||||
/* read data read from the MAC register */
|
||||
data_read = readl(&dnet->regs->MACREG_DATA);
|
||||
|
||||
/* all done */
|
||||
return data_read;
|
||||
}
|
||||
|
||||
/* function for writing internal MAC register */
|
||||
void dnet_writew_mac(struct dnet_device *dnet, u16 reg, u16 val)
|
||||
{
|
||||
/* load data to write */
|
||||
writel(val, &dnet->regs->MACREG_DATA);
|
||||
|
||||
/* issue a write */
|
||||
writel(reg | DNET_INTERNAL_WRITE, &dnet->regs->MACREG_ADDR);
|
||||
|
||||
/* since a read/write op to the MAC is very slow,
|
||||
* we must wait before exiting */
|
||||
udelay(1);
|
||||
}
|
||||
|
||||
static void dnet_mdio_write(struct dnet_device *dnet, u8 reg, u16 value)
|
||||
{
|
||||
u16 tmp;
|
||||
|
||||
debug(DRIVERNAME "dnet_mdio_write %02x:%02x <- %04x\n",
|
||||
dnet->phy_addr, reg, value);
|
||||
|
||||
while (!(dnet_readw_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG) &
|
||||
DNET_INTERNAL_GMII_MNG_CMD_FIN))
|
||||
;
|
||||
|
||||
/* prepare for a write operation */
|
||||
tmp = (1 << 13);
|
||||
|
||||
/* only 5 bits allowed for register offset */
|
||||
reg &= 0x1f;
|
||||
|
||||
/* prepare reg_value for a write */
|
||||
tmp |= (dnet->phy_addr << 8);
|
||||
tmp |= reg;
|
||||
|
||||
/* write data to write first */
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_GMII_MNG_DAT_REG, value);
|
||||
|
||||
/* write control word */
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG, tmp);
|
||||
|
||||
while (!(dnet_readw_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG) &
|
||||
DNET_INTERNAL_GMII_MNG_CMD_FIN))
|
||||
;
|
||||
}
|
||||
|
||||
static u16 dnet_mdio_read(struct dnet_device *dnet, u8 reg)
|
||||
{
|
||||
u16 value;
|
||||
|
||||
while (!(dnet_readw_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG) &
|
||||
DNET_INTERNAL_GMII_MNG_CMD_FIN))
|
||||
;
|
||||
|
||||
/* only 5 bits allowed for register offset*/
|
||||
reg &= 0x1f;
|
||||
|
||||
/* prepare reg_value for a read */
|
||||
value = (dnet->phy_addr << 8);
|
||||
value |= reg;
|
||||
|
||||
/* write control word */
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG, value);
|
||||
|
||||
/* wait for end of transfer */
|
||||
while (!(dnet_readw_mac(dnet, DNET_INTERNAL_GMII_MNG_CTL_REG) &
|
||||
DNET_INTERNAL_GMII_MNG_CMD_FIN))
|
||||
;
|
||||
|
||||
value = dnet_readw_mac(dnet, DNET_INTERNAL_GMII_MNG_DAT_REG);
|
||||
|
||||
debug(DRIVERNAME "dnet_mdio_read %02x:%02x <- %04x\n",
|
||||
dnet->phy_addr, reg, value);
|
||||
|
||||
return value;
|
||||
}
|
||||
|
||||
static int dnet_send(struct eth_device *netdev, volatile void *packet,
|
||||
int length)
|
||||
{
|
||||
struct dnet_device *dnet = to_dnet(netdev);
|
||||
int i, len, wrsz;
|
||||
unsigned int *bufp;
|
||||
unsigned int tx_cmd;
|
||||
|
||||
debug(DRIVERNAME "[%s] Sending %u bytes\n", __func__, length);
|
||||
|
||||
/* frame size (words) */
|
||||
len = (length + 3) >> 2;
|
||||
|
||||
bufp = (unsigned int *) (((u32)packet) & 0xFFFFFFFC);
|
||||
wrsz = (u32)length + 3;
|
||||
wrsz += ((u32)packet) & 0x3;
|
||||
wrsz >>= 2;
|
||||
tx_cmd = ((((unsigned int)(packet)) & 0x03) << 16) | (u32)length;
|
||||
|
||||
/* check if there is enough room for the current frame */
|
||||
if (wrsz < (DNET_FIFO_SIZE - readl(&dnet->regs->TX_FIFO_WCNT))) {
|
||||
for (i = 0; i < wrsz; i++)
|
||||
writel(*bufp++, &dnet->regs->TX_DATA_FIFO);
|
||||
/*
|
||||
* inform MAC that a packet's written and ready
|
||||
* to be shipped out
|
||||
*/
|
||||
writel(tx_cmd, &dnet->regs->TX_LEN_FIFO);
|
||||
} else {
|
||||
printf(DRIVERNAME "No free space (actual %d, required %d "
|
||||
"(words))\n", DNET_FIFO_SIZE -
|
||||
readl(&dnet->regs->TX_FIFO_WCNT), wrsz);
|
||||
}
|
||||
|
||||
/* No one cares anyway */
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
static int dnet_recv(struct eth_device *netdev)
|
||||
{
|
||||
struct dnet_device *dnet = to_dnet(netdev);
|
||||
unsigned int *data_ptr;
|
||||
int pkt_len, poll, i;
|
||||
u32 cmd_word;
|
||||
|
||||
debug("Waiting for pkt (polling)\n");
|
||||
poll = 50;
|
||||
while ((readl(&dnet->regs->RX_FIFO_WCNT) >> 16) == 0) {
|
||||
udelay(10); /* wait 10 usec */
|
||||
if (--poll == 0)
|
||||
return 0; /* no pkt available */
|
||||
}
|
||||
|
||||
cmd_word = readl(&dnet->regs->RX_LEN_FIFO);
|
||||
pkt_len = cmd_word & 0xFFFF;
|
||||
|
||||
debug("Got pkt with size %d bytes\n", pkt_len);
|
||||
|
||||
if (cmd_word & 0xDF180000)
|
||||
printf("%s packet receive error %x\n", __func__, cmd_word);
|
||||
|
||||
data_ptr = (unsigned int *) NetRxPackets[0];
|
||||
|
||||
for (i = 0; i < (pkt_len + 3) >> 2; i++)
|
||||
*data_ptr++ = readl(&dnet->regs->RX_DATA_FIFO);
|
||||
|
||||
NetReceive(NetRxPackets[0], pkt_len + 5); /* ok + 5 ?? */
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void dnet_set_hwaddr(struct eth_device *netdev)
|
||||
{
|
||||
struct dnet_device *dnet = to_dnet(netdev);
|
||||
u16 tmp;
|
||||
|
||||
tmp = cpu_to_be16(*((u16 *)netdev->enetaddr));
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_MAC_ADDR_0_REG, tmp);
|
||||
tmp = cpu_to_be16(*((u16 *)(netdev->enetaddr + 2)));
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_MAC_ADDR_1_REG, tmp);
|
||||
tmp = cpu_to_be16(*((u16 *)(netdev->enetaddr + 4)));
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_MAC_ADDR_2_REG, tmp);
|
||||
}
|
||||
|
||||
static void dnet_phy_reset(struct dnet_device *dnet)
|
||||
{
|
||||
struct eth_device *netdev = &dnet->netdev;
|
||||
int i;
|
||||
u16 status, adv;
|
||||
|
||||
adv = ADVERTISE_CSMA | ADVERTISE_ALL;
|
||||
dnet_mdio_write(dnet, MII_ADVERTISE, adv);
|
||||
printf("%s: Starting autonegotiation...\n", netdev->name);
|
||||
dnet_mdio_write(dnet, MII_BMCR, (BMCR_ANENABLE
|
||||
| BMCR_ANRESTART));
|
||||
|
||||
for (i = 0; i < CONFIG_DNET_AUTONEG_TIMEOUT / 100; i++) {
|
||||
status = dnet_mdio_read(dnet, MII_BMSR);
|
||||
if (status & BMSR_ANEGCOMPLETE)
|
||||
break;
|
||||
udelay(100);
|
||||
}
|
||||
|
||||
if (status & BMSR_ANEGCOMPLETE)
|
||||
printf("%s: Autonegotiation complete\n", netdev->name);
|
||||
else
|
||||
printf("%s: Autonegotiation timed out (status=0x%04x)\n",
|
||||
netdev->name, status);
|
||||
}
|
||||
|
||||
static int dnet_phy_init(struct dnet_device *dnet)
|
||||
{
|
||||
struct eth_device *netdev = &dnet->netdev;
|
||||
u16 phy_id, status, adv, lpa;
|
||||
int media, speed, duplex;
|
||||
int i;
|
||||
u32 ctl_reg;
|
||||
|
||||
/* Find a PHY */
|
||||
for (i = 0; i < 32; i++) {
|
||||
dnet->phy_addr = i;
|
||||
phy_id = dnet_mdio_read(dnet, MII_PHYSID1);
|
||||
if (phy_id != 0xffff) {
|
||||
/* ok we found it */
|
||||
printf("Found PHY at address %d PHYID (%04x:%04x)\n",
|
||||
i, phy_id,
|
||||
dnet_mdio_read(dnet, MII_PHYSID2));
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
/* Check if the PHY is up to snuff... */
|
||||
phy_id = dnet_mdio_read(dnet, MII_PHYSID1);
|
||||
if (phy_id == 0xffff) {
|
||||
printf("%s: No PHY present\n", netdev->name);
|
||||
return -1;
|
||||
}
|
||||
|
||||
status = dnet_mdio_read(dnet, MII_BMSR);
|
||||
if (!(status & BMSR_LSTATUS)) {
|
||||
/* Try to re-negotiate if we don't have link already. */
|
||||
dnet_phy_reset(dnet);
|
||||
|
||||
for (i = 0; i < CONFIG_DNET_AUTONEG_TIMEOUT / 100; i++) {
|
||||
status = dnet_mdio_read(dnet, MII_BMSR);
|
||||
if (status & BMSR_LSTATUS)
|
||||
break;
|
||||
udelay(100);
|
||||
}
|
||||
}
|
||||
|
||||
if (!(status & BMSR_LSTATUS)) {
|
||||
printf("%s: link down (status: 0x%04x)\n",
|
||||
netdev->name, status);
|
||||
return -1;
|
||||
} else {
|
||||
adv = dnet_mdio_read(dnet, MII_ADVERTISE);
|
||||
lpa = dnet_mdio_read(dnet, MII_LPA);
|
||||
media = mii_nway_result(lpa & adv);
|
||||
speed = (media & (ADVERTISE_100FULL | ADVERTISE_100HALF)
|
||||
? 1 : 0);
|
||||
duplex = (media & ADVERTISE_FULL) ? 1 : 0;
|
||||
/* 1000BaseT ethernet is not supported */
|
||||
printf("%s: link up, %sMbps %s-duplex (lpa: 0x%04x)\n",
|
||||
netdev->name,
|
||||
speed ? "100" : "10",
|
||||
duplex ? "full" : "half",
|
||||
lpa);
|
||||
|
||||
ctl_reg = dnet_readw_mac(dnet, DNET_INTERNAL_RXTX_CONTROL_REG);
|
||||
|
||||
if (duplex)
|
||||
ctl_reg &= ~(DNET_INTERNAL_RXTX_CONTROL_ENABLEHALFDUP);
|
||||
else
|
||||
ctl_reg |= DNET_INTERNAL_RXTX_CONTROL_ENABLEHALFDUP;
|
||||
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_RXTX_CONTROL_REG, ctl_reg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
static int dnet_init(struct eth_device *netdev, bd_t *bd)
|
||||
{
|
||||
struct dnet_device *dnet = to_dnet(netdev);
|
||||
u32 config;
|
||||
|
||||
/*
|
||||
* dnet_halt should have been called at some point before now,
|
||||
* so we'll assume the controller is idle.
|
||||
*/
|
||||
|
||||
/* set hardware address */
|
||||
dnet_set_hwaddr(netdev);
|
||||
|
||||
if (dnet_phy_init(dnet) < 0)
|
||||
return -1;
|
||||
|
||||
/* flush rx/tx fifos */
|
||||
writel(DNET_SYS_CTL_RXFIFOFLUSH | DNET_SYS_CTL_TXFIFOFLUSH,
|
||||
&dnet->regs->SYS_CTL);
|
||||
udelay(1000);
|
||||
writel(0, &dnet->regs->SYS_CTL);
|
||||
|
||||
config = dnet_readw_mac(dnet, DNET_INTERNAL_RXTX_CONTROL_REG);
|
||||
|
||||
config |= DNET_INTERNAL_RXTX_CONTROL_RXPAUSE |
|
||||
DNET_INTERNAL_RXTX_CONTROL_RXBROADCAST |
|
||||
DNET_INTERNAL_RXTX_CONTROL_DROPCONTROL |
|
||||
DNET_INTERNAL_RXTX_CONTROL_DISCFXFCS;
|
||||
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_RXTX_CONTROL_REG, config);
|
||||
|
||||
/* Enable TX and RX */
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_MODE_REG,
|
||||
DNET_INTERNAL_MODE_RXEN | DNET_INTERNAL_MODE_TXEN);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void dnet_halt(struct eth_device *netdev)
|
||||
{
|
||||
struct dnet_device *dnet = to_dnet(netdev);
|
||||
|
||||
/* Disable TX and RX */
|
||||
dnet_writew_mac(dnet, DNET_INTERNAL_MODE_REG, 0);
|
||||
}
|
||||
|
||||
int dnet_eth_initialize(int id, void *regs, unsigned int phy_addr)
|
||||
{
|
||||
struct dnet_device *dnet;
|
||||
struct eth_device *netdev;
|
||||
unsigned int dev_capa;
|
||||
|
||||
dnet = malloc(sizeof(struct dnet_device));
|
||||
if (!dnet) {
|
||||
printf("Error: Failed to allocate memory for DNET%d\n", id);
|
||||
return -1;
|
||||
}
|
||||
memset(dnet, 0, sizeof(struct dnet_device));
|
||||
|
||||
netdev = &dnet->netdev;
|
||||
|
||||
dnet->regs = (struct dnet_registers *)regs;
|
||||
dnet->phy_addr = phy_addr;
|
||||
|
||||
sprintf(netdev->name, "dnet%d", id);
|
||||
netdev->init = dnet_init;
|
||||
netdev->halt = dnet_halt;
|
||||
netdev->send = dnet_send;
|
||||
netdev->recv = dnet_recv;
|
||||
|
||||
dev_capa = readl(&dnet->regs->VERCAPS) & 0xFFFF;
|
||||
debug("%s: has %smdio, %sirq, %sgigabit, %sdma \n", netdev->name,
|
||||
(dev_capa & DNET_HAS_MDIO) ? "" : "no ",
|
||||
(dev_capa & DNET_HAS_IRQ) ? "" : "no ",
|
||||
(dev_capa & DNET_HAS_GIGABIT) ? "" : "no ",
|
||||
(dev_capa & DNET_HAS_DMA) ? "" : "no ");
|
||||
|
||||
eth_register(netdev);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
@ -0,0 +1,166 @@
|
|||
/*
|
||||
* Dave Ethernet Controller driver
|
||||
*
|
||||
* Copyright (C) 2008 Dave S.r.l. <www.dave.eu>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef __DRIVERS_DNET_H__
|
||||
#define __DRIVERS_DNET_H__
|
||||
|
||||
#define DRIVERNAME "dnet"
|
||||
|
||||
struct dnet_registers {
|
||||
/* ALL DNET FIFO REGISTERS */
|
||||
u32 RX_LEN_FIFO;
|
||||
u32 RX_DATA_FIFO;
|
||||
u32 TX_LEN_FIFO;
|
||||
u32 TX_DATA_FIFO;
|
||||
u32 pad1[0x3c];
|
||||
/* ALL DNET CONTROL/STATUS REGISTERS */
|
||||
u32 VERCAPS;
|
||||
u32 INTR_SRC;
|
||||
u32 INTR_ENB;
|
||||
u32 RX_STATUS;
|
||||
u32 TX_STATUS;
|
||||
u32 RX_FRAMES_CNT;
|
||||
u32 TX_FRAMES_CNT;
|
||||
u32 RX_FIFO_TH;
|
||||
u32 TX_FIFO_TH;
|
||||
u32 SYS_CTL;
|
||||
u32 PAUSE_TMR;
|
||||
u32 RX_FIFO_WCNT;
|
||||
u32 TX_FIFO_WCNT;
|
||||
u32 pad2[0x33];
|
||||
/* ALL DNET MAC REGISTERS */
|
||||
u32 MACREG_DATA; /* Mac-Reg Data */
|
||||
u32 MACREG_ADDR; /* Mac-Reg Addr */
|
||||
u32 pad3[0x3e];
|
||||
/* ALL DNET RX STATISTICS COUNTERS */
|
||||
u32 RX_PKT_IGNR_CNT;
|
||||
u32 RX_LEN_CHK_ERR_CNT;
|
||||
u32 RX_LNG_FRM_CNT;
|
||||
u32 RX_SHRT_FRM_CNT;
|
||||
u32 RX_IPG_VIOL_CNT;
|
||||
u32 RX_CRC_ERR_CNT;
|
||||
u32 RX_OK_PKT_CNT;
|
||||
u32 RX_CTL_FRM_CNT;
|
||||
u32 RX_PAUSE_FRM_CNT;
|
||||
u32 RX_MULTICAST_CNT;
|
||||
u32 RX_BROADCAST_CNT;
|
||||
u32 RX_VLAN_TAG_CNT;
|
||||
u32 RX_PRE_SHRINK_CNT;
|
||||
u32 RX_DRIB_NIB_CNT;
|
||||
u32 RX_UNSUP_OPCD_CNT;
|
||||
u32 RX_BYTE_CNT;
|
||||
u32 pad4[0x30];
|
||||
/* DNET TX STATISTICS COUNTERS */
|
||||
u32 TX_UNICAST_CNT;
|
||||
u32 TX_PAUSE_FRM_CNT;
|
||||
u32 TX_MULTICAST_CNT;
|
||||
u32 TX_BRDCAST_CNT;
|
||||
u32 TX_VLAN_TAG_CNT;
|
||||
u32 TX_BAD_FCS_CNT;
|
||||
u32 TX_JUMBO_CNT;
|
||||
u32 TX_BYTE_CNT;
|
||||
};
|
||||
|
||||
/* SOME INTERNAL MAC-CORE REGISTER */
|
||||
#define DNET_INTERNAL_MODE_REG 0x0
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_REG 0x2
|
||||
#define DNET_INTERNAL_MAX_PKT_SIZE_REG 0x4
|
||||
#define DNET_INTERNAL_IGP_REG 0x8
|
||||
#define DNET_INTERNAL_MAC_ADDR_0_REG 0xa
|
||||
#define DNET_INTERNAL_MAC_ADDR_1_REG 0xc
|
||||
#define DNET_INTERNAL_MAC_ADDR_2_REG 0xe
|
||||
#define DNET_INTERNAL_TX_RX_STS_REG 0x12
|
||||
#define DNET_INTERNAL_GMII_MNG_CTL_REG 0x14
|
||||
#define DNET_INTERNAL_GMII_MNG_DAT_REG 0x16
|
||||
|
||||
#define DNET_INTERNAL_GMII_MNG_CMD_FIN (1 << 14)
|
||||
|
||||
#define DNET_INTERNAL_WRITE (1 << 31)
|
||||
|
||||
/* MAC-CORE REGISTER FIELDS */
|
||||
|
||||
/* MAC-CORE MODE REGISTER FIELDS */
|
||||
#define DNET_INTERNAL_MODE_GBITEN (1 << 0)
|
||||
#define DNET_INTERNAL_MODE_FCEN (1 << 1)
|
||||
#define DNET_INTERNAL_MODE_RXEN (1 << 2)
|
||||
#define DNET_INTERNAL_MODE_TXEN (1 << 3)
|
||||
|
||||
/* MAC-CORE RXTX CONTROL REGISTER FIELDS */
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_RXSHORTFRAME (1 << 8)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_RXBROADCAST (1 << 7)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_RXMULTICAST (1 << 4)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_RXPAUSE (1 << 3)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_DISTXFCS (1 << 2)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_DISCFXFCS (1 << 1)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_ENPROMISC (1 << 0)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_DROPCONTROL (1 << 6)
|
||||
#define DNET_INTERNAL_RXTX_CONTROL_ENABLEHALFDUP (1 << 5)
|
||||
|
||||
/* SYSTEM CONTROL REGISTER FIELDS */
|
||||
#define DNET_SYS_CTL_IGNORENEXTPKT (1 << 0)
|
||||
#define DNET_SYS_CTL_SENDPAUSE (1 << 2)
|
||||
#define DNET_SYS_CTL_RXFIFOFLUSH (1 << 3)
|
||||
#define DNET_SYS_CTL_TXFIFOFLUSH (1 << 4)
|
||||
|
||||
/* TX STATUS REGISTER FIELDS */
|
||||
#define DNET_TX_STATUS_FIFO_ALMOST_EMPTY (1 << 2)
|
||||
#define DNET_TX_STATUS_FIFO_ALMOST_FULL (1 << 1)
|
||||
|
||||
/* INTERRUPT SOURCE REGISTER FIELDS */
|
||||
#define DNET_INTR_SRC_TX_PKTSENT (1 << 0)
|
||||
#define DNET_INTR_SRC_TX_FIFOAF (1 << 1)
|
||||
#define DNET_INTR_SRC_TX_FIFOAE (1 << 2)
|
||||
#define DNET_INTR_SRC_TX_DISCFRM (1 << 3)
|
||||
#define DNET_INTR_SRC_TX_FIFOFULL (1 << 4)
|
||||
#define DNET_INTR_SRC_RX_CMDFIFOAF (1 << 8)
|
||||
#define DNET_INTR_SRC_RX_CMDFIFOFF (1 << 9)
|
||||
#define DNET_INTR_SRC_RX_DATAFIFOFF (1 << 10)
|
||||
#define DNET_INTR_SRC_TX_SUMMARY (1 << 16)
|
||||
#define DNET_INTR_SRC_RX_SUMMARY (1 << 17)
|
||||
#define DNET_INTR_SRC_PHY (1 << 19)
|
||||
|
||||
/* INTERRUPT ENABLE REGISTER FIELDS */
|
||||
#define DNET_INTR_ENB_TX_PKTSENT (1 << 0)
|
||||
#define DNET_INTR_ENB_TX_FIFOAF (1 << 1)
|
||||
#define DNET_INTR_ENB_TX_FIFOAE (1 << 2)
|
||||
#define DNET_INTR_ENB_TX_DISCFRM (1 << 3)
|
||||
#define DNET_INTR_ENB_TX_FIFOFULL (1 << 4)
|
||||
#define DNET_INTR_ENB_RX_PKTRDY (1 << 8)
|
||||
#define DNET_INTR_ENB_RX_FIFOAF (1 << 9)
|
||||
#define DNET_INTR_ENB_RX_FIFOERR (1 << 10)
|
||||
#define DNET_INTR_ENB_RX_ERROR (1 << 11)
|
||||
#define DNET_INTR_ENB_RX_FIFOFULL (1 << 12)
|
||||
#define DNET_INTR_ENB_RX_FIFOAE (1 << 13)
|
||||
#define DNET_INTR_ENB_TX_SUMMARY (1 << 16)
|
||||
#define DNET_INTR_ENB_RX_SUMMARY (1 << 17)
|
||||
#define DNET_INTR_ENB_GLOBAL_ENABLE (1 << 18)
|
||||
|
||||
/*
|
||||
* Capabilities. Used by the driver to know the capabilities that
|
||||
* the ethernet controller inside the FPGA have.
|
||||
*/
|
||||
|
||||
#define DNET_HAS_MDIO (1 << 0)
|
||||
#define DNET_HAS_IRQ (1 << 1)
|
||||
#define DNET_HAS_GIGABIT (1 << 2)
|
||||
#define DNET_HAS_DMA (1 << 3)
|
||||
|
||||
#define DNET_HAS_MII (1 << 4) /* or GMII */
|
||||
#define DNET_HAS_RMII (1 << 5) /* or RGMII */
|
||||
|
||||
#define DNET_CAPS_MASK 0xFFFF
|
||||
|
||||
#define DNET_FIFO_SIZE 2048 /* 2K x 32 bit */
|
||||
#define DNET_FIFO_TX_DATA_AF_TH (DNET_FIFO_SIZE - 384) /* 384 = 1536 / 4 */
|
||||
#define DNET_FIFO_TX_DATA_AE_TH (384)
|
||||
|
||||
#define DNET_FIFO_RX_CMD_AF_TH (1 << 16) /* just one frame inside the FIFO */
|
||||
|
||||
#endif
|
||||
|
|
@ -44,6 +44,7 @@ int cpu_eth_init(bd_t *bis);
|
|||
int au1x00_enet_initialize(bd_t*);
|
||||
int bfin_EMAC_initialize(bd_t *bis);
|
||||
int dc21x4x_initialize(bd_t *bis);
|
||||
int dnet_eth_initialize(int id, void *regs, unsigned int phy_addr);
|
||||
int e1000_initialize(bd_t *bis);
|
||||
int eepro100_initialize(bd_t *bis);
|
||||
int eth_3com_initialize (bd_t * bis);
|
||||
|
|
|
|||
Loading…
Reference in New Issue