180 lines
6.4 KiB
C
180 lines
6.4 KiB
C
/****************************************************************************
|
|
* arch/arm/src/stm32/stm32_gpio.c
|
|
*
|
|
* Copyright (C) 2009, 2011 Gregory Nutt. All rights reserved.
|
|
* Author: Gregory Nutt <gnutt@nuttx.org>
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in
|
|
* the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* 3. Neither the name NuttX nor the names of its contributors may be
|
|
* used to endorse or promote products derived from this software
|
|
* without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
|
|
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
|
|
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
|
|
#include <sys/types.h>
|
|
#include <debug.h>
|
|
|
|
#include "up_arch.h"
|
|
|
|
#include "chip.h"
|
|
#include "stm32_gpio.h"
|
|
#include "stm32_rcc.h"
|
|
|
|
#ifdef CONFIG_DEBUG
|
|
|
|
/****************************************************************************
|
|
* Private Data
|
|
****************************************************************************/
|
|
/* Port letters for prettier debug output */
|
|
|
|
#ifdef CONFIG_DEBUG
|
|
static const char g_portchar[STM32_NGPIO_PORTS] =
|
|
{
|
|
#if STM32_NGPIO_PORTS > 9
|
|
# error "Additional support required for this number of GPIOs"
|
|
#elif STM32_NGPIO_PORTS > 8
|
|
'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I'
|
|
#elif STM32_NGPIO_PORTS > 7
|
|
'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H'
|
|
#elif STM32_NGPIO_PORTS > 6
|
|
'A', 'B', 'C', 'D', 'E', 'F', 'G'
|
|
#elif STM32_NGPIO_PORTS > 5
|
|
'A', 'B', 'C', 'D', 'E', 'F'
|
|
#elif STM32_NGPIO_PORTS > 4
|
|
'A', 'B', 'C', 'D', 'E'
|
|
#elif STM32_NGPIO_PORTS > 3
|
|
'A', 'B', 'C', 'D'
|
|
#elif STM32_NGPIO_PORTS > 2
|
|
'A', 'B', 'C'
|
|
#elif STM32_NGPIO_PORTS > 1
|
|
'A', 'B'
|
|
#elif STM32_NGPIO_PORTS > 0
|
|
'A'
|
|
#else
|
|
# error "Bad number of GPIOs"
|
|
#endif
|
|
};
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Private Functions
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Public Functions
|
|
****************************************************************************/
|
|
|
|
/****************************************************************************
|
|
* Function: stm32_dumpgpio
|
|
*
|
|
* Description:
|
|
* Dump all GPIO registers associated with the provided base address
|
|
*
|
|
****************************************************************************/
|
|
|
|
int stm32_dumpgpio(uint32_t pinset, const char *msg)
|
|
{
|
|
irqstate_t flags;
|
|
uint32_t base;
|
|
unsigned int port;
|
|
unsigned int pin;
|
|
|
|
/* Get the base address associated with the GPIO port */
|
|
|
|
port = (pinset & GPIO_PORT_MASK) >> GPIO_PORT_SHIFT;
|
|
pin = (pinset & GPIO_PIN_MASK) >> GPIO_PIN_SHIFT;
|
|
base = g_gpiobase[port];
|
|
|
|
/* The following requires exclusive access to the GPIO registers */
|
|
|
|
flags = irqsave();
|
|
#if defined(CONFIG_STM32_STM32F10XX)
|
|
lldbg("GPIO%c pinset: %08x base: %08x -- %s\n",
|
|
g_portchar[port], pinset, base, msg);
|
|
if ((getreg32(STM32_RCC_APB2ENR) & RCC_APB2ENR_IOPEN(port)) != 0)
|
|
{
|
|
lldbg(" CR: %08x %08x IDR: %04x ODR: %04x LCKR: %04x\n",
|
|
getreg32(base + STM32_GPIO_CRH_OFFSET),
|
|
getreg32(base + STM32_GPIO_CRL_OFFSET),
|
|
getreg32(base + STM32_GPIO_IDR_OFFSET),
|
|
getreg32(base + STM32_GPIO_ODR_OFFSET),
|
|
getreg32(base + STM32_GPIO_LCKR_OFFSET));
|
|
lldbg(" EVCR: %02x MAPR: %08x CR: %04x %04x %04x %04x\n",
|
|
getreg32(STM32_AFIO_EVCR), getreg32(STM32_AFIO_MAPR),
|
|
getreg32(STM32_AFIO_EXTICR1),
|
|
getreg32(STM32_AFIO_EXTICR2),
|
|
getreg32(STM32_AFIO_EXTICR3),
|
|
getreg32(STM32_AFIO_EXTICR4));
|
|
}
|
|
else
|
|
{
|
|
lldbg(" GPIO%c not enabled: APB2ENR: %08x\n",
|
|
g_portchar[port], getreg32(STM32_RCC_APB2ENR));
|
|
}
|
|
#elif defined(CONFIG_STM32_STM32F20XX) || defined(CONFIG_STM32_STM32F40XX)
|
|
DEBUGASSERT(port < STM32_NGPIO_PORTS);
|
|
|
|
lldbg("GPIO%c pinset: %08x base: %08x -- %s\n",
|
|
g_portchar[port], pinset, base, msg);
|
|
if ((getreg32(STM32_RCC_AHB1ENR) & RCC_AHB1ENR_GPIOEN(port)) != 0)
|
|
{
|
|
lldbg(" MODE: %08x OTYPE: %04x OSPEED: %08x PUPDR: %08x\n",
|
|
getreg32(base + STM32_GPIO_MODER_OFFSET),
|
|
getreg32(base + STM32_GPIO_OTYPER_OFFSET),
|
|
getreg32(base + STM32_GPIO_OSPEED_OFFSET),
|
|
getreg32(base + STM32_GPIO_PUPDR_OFFSET));
|
|
lldbg(" IDR: %04x ODR: %04x BSRR: %08x LCKR: %04x\n",
|
|
getreg32(base + STM32_GPIO_IDR_OFFSET),
|
|
getreg32(base + STM32_GPIO_ODR_OFFSET),
|
|
getreg32(base + STM32_GPIO_BSRR_OFFSET),
|
|
getreg32(base + STM32_GPIO_LCKR_OFFSET));
|
|
lldbg(" AFRH: %08x AFRL: %08x\n",
|
|
getreg32(base + STM32_GPIO_ARFH_OFFSET),
|
|
getreg32(base + STM32_GPIO_AFRL_OFFSET));
|
|
}
|
|
else
|
|
{
|
|
lldbg(" GPIO%c not enabled: AHB1ENR: %08x\n",
|
|
g_portchar[port], getreg32(STM32_RCC_AHB1ENR));
|
|
}
|
|
#else
|
|
# error "Unsupported STM32 chip"
|
|
#endif
|
|
irqrestore(flags);
|
|
return OK;
|
|
}
|
|
|
|
#endif /* CONFIG_DEBUG */
|