phone-side
/
nuttx-bb
9
0
Fork 0
Code Releases Activity

Misc setup changes 

git-svn-id: https://nuttx.svn.sourceforge.net/svnroot/nuttx/trunk@2109 7fd9a85b-ad96-42d3-883c-3090e2eb8679
This commit is contained in:
patacongo 2009-10-01 00:06:57 +00:00
parent bcb23d05a5
commit 236b80a69b
5 changed files with 22 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
nuttx/arch/arm/src/stm32/chip.h
View File

@ -54,17 +54,17 @@
# undef CONFIG_STM32_MEDIUMDENSITY /* STM32F101x, STM32F102x and STM32F103x w/ 64/128 Kbytes */
# define CONFIG_STM32_HIGHDENSITY 1 /* STM32F101x and STM32F103x w/ 256/512 Kbytes */
# undef CONFIG_STM32_CONNECTIVITYLINE /* STM32F105x and STM32F107x */
# define STM32_NATIM 2 /* Advanced timers TIM1,8 */
# define STM32_NATIM 1 /* One advanced timers TIM1 */
# define STM32_NGTIM 4 /* General timers TIM2,3,4,5 */
# define STM32 NBTIM 2 /* Basic timers TIM6,7 */
# define STM32_NSPI 1 /* SPI1 */
# define STM32_NUSART 5 /* USART1-3, UART4-5 */
# define STM32 NBTIM 0 /* No basic timers */
# define STM32_NSPI 2 /* SPI1-2 */
# define STM32_NUSART 3 /* USART1-3 */
# define STM32_NI2C 2 /* I2C1-2 */
# define STM32_NCAN 1 /* bxCAN1 */
# define STM32_NSDIO 1 /* 1 */
# define STM32_NGPIO 112 /* GPIOA-G */
# define STM32_NADC 3 /* ADC 1-3 */
# define STM32_NDAC 2 /* No DAC */
# define STM32_NADC 1 /* ADC1 */
# define STM32_NDAC 0 /* No DAC */
# define STM32_NCRC 0 /* No CRC */
# define STM32_NTHERNET 0 /* No ethernet */
#else

1
nuttx/arch/arm/src/stm32/stm32_gpio.c
View File

@ -40,6 +40,7 @@
#include <nuttx/config.h>
#include <sys/types.h>
#include <debug.h>
#include <arch/irq.h>
#include "up_arch.h"
#include "chip.h"

9
nuttx/configs/stm3210e-eval/README.txt
View File

@ -118,6 +118,15 @@ NuttX buildroot Toolchain
detailed PLUS some special instructions that you will need to follow if you are
building a Cortex-M3 toolchain for Cygwin under Windows.
DFU
^^^
The linker files in these projects assume that you will be loading code
using STMicro built in USB DFU loader. In this case, the code will not
be positioned at the beginning of FLASH (0x80000000) but will be offset
to 0x08030000. If you need to change that origin, you will need to
edit the file(s) ld.script for each configuration.
STM3210E-EVAL-specific Configuration Options
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

4
nuttx/configs/stm3210e-eval/ostest/defconfig
View File

@ -214,9 +214,9 @@ CONFIG_SSI_POLLWAIT=y
# CONFIG_HAVE_LIBM - toolchain supports libm.a
#
CONFIG_RRLOAD_BINARY=n
CONFIG_INTELHEX_BINARY=n
CONFIG_INTELHEX_BINARY=y
CONFIG_MOTOROLA_SREC=n
CONFIG_RAW_BINARY=y
CONFIG_RAW_BINARY=n
CONFIG_HAVE_LIBM=n
#

6
nuttx/configs/stm3210e-eval/ostest/ld.script
View File

@ -34,12 +34,14 @@
****************************************************************************/
/* The STM32F103ZET6 has 512Kb of FLASH beginning at address 0x0800:0000 and
* 64Kb of SRAM beginning at address 0x2000:0000
* 64Kb of SRAM beginning at address 0x2000:0000. Here we assume that the
* STM3210E-EVAL's DFU bootloader is being used. In that case, the corrct
* load .text load address is 0x08030000 (leaving 320Kb).
*/
MEMORY
{
flash (rx) : ORIGIN = 0x08000000, LENGTH = 512K
flash (rx) : ORIGIN = 0x08030000, LENGTH = 320K
sram (rwx) : ORIGIN = 0x20000000, LENGTH = 64K
}