op25/op25/gr-op25_repeater/apps/p25_demodulator.py

418 lines
16 KiB
Python
Raw Normal View History

2014-11-30 16:33:12 +00:00
#
# Copyright 2005,2006,2007 Free Software Foundation, Inc.
#
# OP25 Demodulator Block
2020-02-08 00:30:57 +00:00
# Copyright 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020 Max H. Parke KA1RBI
2014-11-30 16:33:12 +00:00
#
# This file is part of GNU Radio and part of OP25
#
# This is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3, or (at your option)
# any later version.
#
# It is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this; see the file COPYING. If not, write to
# the Free Software Foundation, Inc., 51 Franklin Street,
# Boston, MA 02110-1301, USA.
#
"""
P25 C4FM/CQPSK demodulation block.
"""
import sys
2014-11-30 16:33:12 +00:00
from gnuradio import gr, gru, eng_notation
from gnuradio import filter, analog, digital, blocks
from gnuradio.eng_option import eng_option
import op25
import op25_repeater
from math import pi
sys.path.append('tx')
import op25_c4fm_mod
2014-11-30 16:33:12 +00:00
# default values (used in __init__ and add_options)
_def_output_sample_rate = 48000
_def_if_rate = 24000
_def_gain_mu = 0.025
_def_costas_alpha = 0.04
_def_symbol_rate = 4800
_def_symbol_deviation = 600.0
2014-12-06 00:01:04 +00:00
_def_bb_gain = 1.0
2017-12-22 23:02:18 +00:00
_def_excess_bw = 0.2
2014-11-30 16:33:12 +00:00
2018-08-19 22:10:12 +00:00
_def_gmsk_mu = None
_def_mu = 0.5
_def_freq_error = 0.0
_def_omega_relative_limit = 0.005
2014-11-30 16:33:12 +00:00
# /////////////////////////////////////////////////////////////////////////////
# demodulator
# /////////////////////////////////////////////////////////////////////////////
2017-12-22 23:02:18 +00:00
def get_decim(speed):
s = int(speed)
if_freqs = [24000, 25000, 32000]
for i_f in if_freqs:
if s % i_f != 0:
continue
q = s // i_f
2017-12-22 23:02:18 +00:00
if q & 1:
continue
if q >= 40 and q & 3 == 0:
decim = q//4
2017-12-22 23:02:18 +00:00
decim2 = 4
else:
decim = q//2
2017-12-22 23:02:18 +00:00
decim2 = 2
return decim, decim2
2017-12-22 23:02:18 +00:00
return None
2014-12-06 00:01:04 +00:00
class p25_demod_base(gr.hier_block2):
def __init__(self,
if_rate = None,
2017-12-22 23:02:18 +00:00
filter_type = None,
excess_bw = _def_excess_bw,
2014-12-06 00:01:04 +00:00
symbol_rate = _def_symbol_rate):
"""
Hierarchical block for P25 demodulation base class
@param if_rate: sample rate of complex input channel
@type if_rate: int
"""
self.if_rate = if_rate
self.symbol_rate = symbol_rate
self.bb_sink = None
self.baseband_amp = blocks.multiply_const_ff(_def_bb_gain)
coeffs = op25_c4fm_mod.c4fm_taps(sample_rate=self.if_rate, span=9, generator=op25_c4fm_mod.transfer_function_rx).generate()
sps = self.if_rate // self.symbol_rate
2017-12-22 23:02:18 +00:00
if filter_type == 'rrc':
ntaps = 7 * sps
if ntaps & 1 == 0:
ntaps += 1
coeffs = filter.firdes.root_raised_cosine(1.0, if_rate, symbol_rate, excess_bw, ntaps)
2019-05-11 20:41:49 +00:00
if filter_type == 'nxdn':
2020-02-08 00:30:57 +00:00
coeffs = op25_c4fm_mod.c4fm_taps(sample_rate=self.if_rate, span=9, generator=op25_c4fm_mod.transfer_function_nxdn, symbol_rate=self.symbol_rate).generate()
gain_adj = 1.8 # for nxdn48 6.25 KHz
if self.symbol_rate == 4800:
gain_adj = 0.77 # nxdn96 12.5 KHz
2020-03-02 02:12:54 +00:00
coeffs = coeffs * gain_adj
2018-08-19 22:10:12 +00:00
if filter_type == 'gmsk':
# lifted from gmsk.py
_omega = sps
_gain_mu = _def_gmsk_mu
_mu = _def_mu
if not _gain_mu:
_gain_mu = 0.175
_gain_omega = .25 * _gain_mu * _gain_mu # critically damped
self.symbol_filter = blocks.multiply_const_ff(1.0)
self.fsk4_demod = digital.clock_recovery_mm_ff(_omega, _gain_omega,
_mu, _gain_mu,
_def_omega_relative_limit)
self.slicer = digital.binary_slicer_fb()
2018-09-08 20:01:23 +00:00
elif filter_type == 'fsk4mm':
self.symbol_filter = filter.fir_filter_fff(1, coeffs)
_omega = sps
_gain_mu = _def_gmsk_mu
_mu = _def_mu
if not _gain_mu:
_gain_mu = 0.0175
_gain_omega = .25 * _gain_mu * _gain_mu # critically damped
self.fsk4_demod = digital.clock_recovery_mm_ff(_omega, _gain_omega,
_mu, _gain_mu,
_def_omega_relative_limit)
levels = [ -2.0, 0.0, 2.0, 4.0 ]
self.slicer = op25_repeater.fsk4_slicer_fb(levels)
2018-08-19 22:10:12 +00:00
else:
self.symbol_filter = filter.fir_filter_fff(1, coeffs)
autotuneq = gr.msg_queue(2)
self.fsk4_demod = op25.fsk4_demod_ff(autotuneq, self.if_rate, self.symbol_rate)
levels = [ -2.0, 0.0, 2.0, 4.0 ]
self.slicer = op25_repeater.fsk4_slicer_fb(levels)
2014-12-06 00:01:04 +00:00
2017-12-22 23:02:18 +00:00
def set_symbol_rate(self, rate):
self.symbol_rate = rate
2014-12-06 00:01:04 +00:00
def set_baseband_gain(self, k):
self.baseband_amp.set_k(k)
def disconnect_bb(self):
# assumes lock held or init
if not self.bb_sink:
return
self.disconnect(self.bb_sink[0], self.bb_sink[1])
self.bb_sink = None
def connect_bb(self, src, sink):
# assumes lock held or init
self.disconnect_bb()
if src == 'symbol_filter':
self.connect(self.symbol_filter, sink)
self.bb_sink = [self.symbol_filter, sink]
elif src == 'baseband_amp':
self.connect(self.baseband_amp, sink)
self.bb_sink = [self.baseband_amp, sink]
class p25_demod_fb(p25_demod_base):
def __init__(self,
input_rate = None,
2017-12-22 23:02:18 +00:00
filter_type = None,
excess_bw = _def_excess_bw,
2014-12-06 00:01:04 +00:00
symbol_rate = _def_symbol_rate):
"""
Hierarchical block for P25 demodulation.
The float input is fsk4-demodulated
@param input_rate: sample rate of complex input channel
@type input_rate: int
"""
2020-02-08 00:30:57 +00:00
gr.hier_block2.__init__(self, "p25_demod_fb",
2014-12-06 00:01:04 +00:00
gr.io_signature(1, 1, gr.sizeof_float), # Input signature
gr.io_signature(1, 1, gr.sizeof_char)) # Output signature
2017-12-22 23:02:18 +00:00
p25_demod_base.__init__(self, if_rate=input_rate, symbol_rate=symbol_rate, filter_type=filter_type)
2014-12-06 00:01:04 +00:00
self.input_rate = input_rate
2014-12-06 00:01:04 +00:00
self.float_sink = None
self.connect(self, self.baseband_amp, self.symbol_filter, self.fsk4_demod, self.slicer, self)
def disconnect_float(self):
# assumes lock held or init
if not self.float_sink:
return
self.disconnect(self.float_sink[0], self.float_sink[1])
self.float_sink = None
def connect_float(self, sink):
# assumes lock held or init
self.disconnect_float()
self.connect(self.fsk4_demod, sink)
self.float_sink = [self.fsk4_demod, sink]
class p25_demod_cb(p25_demod_base):
2014-11-30 16:33:12 +00:00
def __init__(self,
input_rate = None,
demod_type = 'cqpsk',
2017-12-22 23:02:18 +00:00
filter_type = None,
excess_bw = _def_excess_bw,
2014-11-30 16:33:12 +00:00
relative_freq = 0,
offset = 0,
if_rate = _def_if_rate,
gain_mu = _def_gain_mu,
costas_alpha = _def_costas_alpha,
symbol_rate = _def_symbol_rate):
"""
Hierarchical block for P25 demodulation.
The complex input is tuned, decimated and demodulated
@param input_rate: sample rate of complex input channel
@type input_rate: int
"""
2020-02-08 00:30:57 +00:00
gr.hier_block2.__init__(self, "p25_demod_cb",
2014-11-30 16:33:12 +00:00
gr.io_signature(1, 1, gr.sizeof_gr_complex), # Input signature
gr.io_signature(1, 1, gr.sizeof_char)) # Output signature
# gr.io_signature(0, 0, 0)) # Output signature
2017-12-22 23:02:18 +00:00
p25_demod_base.__init__(self, if_rate=if_rate, symbol_rate=symbol_rate, filter_type=filter_type)
2014-11-30 16:33:12 +00:00
self.input_rate = input_rate
self.if_rate = if_rate
self.symbol_rate = symbol_rate
self.connect_state = None
self.offset = 0
self.sps = 0.0
self.lo_freq = 0
2014-12-06 00:01:04 +00:00
self.float_sink = None
self.complex_sink = None
2018-12-26 02:10:06 +00:00
self.if1 = 0
self.if2 = 0
2017-12-22 23:02:18 +00:00
self.t_cache = {}
if filter_type == 'rrc':
self.set_baseband_gain(0.61)
2014-11-30 16:33:12 +00:00
self.mixer = blocks.multiply_cc()
2017-12-22 23:02:18 +00:00
decimator_values = get_decim(input_rate)
if decimator_values:
self.decim, self.decim2 = decimator_values
self.if1 = input_rate / self.decim
self.if2 = self.if1 / self.decim2
sys.stderr.write( 'Using two-stage decimator for speed=%d, decim=%d/%d if1=%d if2=%d\n' % (input_rate, self.decim, self.decim2, self.if1, self.if2))
bpf_coeffs = filter.firdes.complex_band_pass(1.0, input_rate, -self.if1/2, self.if1/2, self.if1/2, filter.firdes.WIN_HAMMING)
self.t_cache[0] = bpf_coeffs
fa = 6250
fb = self.if2 / 2
2020-02-08 00:30:57 +00:00
if filter_type == 'nxdn' and self.symbol_rate == 2400: # nxdn48 6.25 KHz
fa = 3125
2017-12-22 23:02:18 +00:00
lpf_coeffs = filter.firdes.low_pass(1.0, self.if1, (fb+fa)/2, fb-fa, filter.firdes.WIN_HAMMING)
self.bpf = filter.fir_filter_ccc(self.decim, bpf_coeffs)
self.lpf = filter.fir_filter_ccf(self.decim2, lpf_coeffs)
resampled_rate = self.if2
self.bfo = analog.sig_source_c (self.if1, analog.GR_SIN_WAVE, 0, 1.0, 0)
self.connect(self, self.bpf, (self.mixer, 0))
self.connect(self.bfo, (self.mixer, 1))
else:
sys.stderr.write( 'Unable to use two-stage decimator for speed=%d\n' % (input_rate))
# local osc
self.lo = analog.sig_source_c (input_rate, analog.GR_SIN_WAVE, 0, 1.0, 0)
2020-02-08 00:30:57 +00:00
f1 = 7250
f2 = 1450
if filter_type == 'nxdn' and self.symbol_rate == 2400: # nxdn48 6.25 KHz
f1 = 3125
f2 = 625
lpf_coeffs = filter.firdes.low_pass(1.0, input_rate, f1, f2, filter.firdes.WIN_HANN)
2017-12-22 23:02:18 +00:00
decimation = int(input_rate / if_rate)
self.lpf = filter.fir_filter_ccf(decimation, lpf_coeffs)
resampled_rate = float(input_rate) / float(decimation) # rate at output of self.lpf
self.connect(self, (self.mixer, 0))
self.connect(self.lo, (self.mixer, 1))
self.connect(self.mixer, self.lpf)
if self.if_rate != resampled_rate:
self.if_out = filter.pfb.arb_resampler_ccf(float(self.if_rate) / resampled_rate)
self.connect(self.lpf, self.if_out)
else:
self.if_out = self.lpf
2014-11-30 16:33:12 +00:00
2017-12-22 23:02:18 +00:00
fa = 6250
fb = fa + 625
cutoff_coeffs = filter.firdes.low_pass(1.0, self.if_rate, (fb+fa)/2, fb-fa, filter.firdes.WIN_HANN)
self.cutoff = filter.fir_filter_ccf(1, cutoff_coeffs)
2014-11-30 16:33:12 +00:00
omega = float(self.if_rate) / float(self.symbol_rate)
gain_omega = 0.1 * gain_mu * gain_mu
alpha = costas_alpha
beta = 0.125 * alpha * alpha
fmax = 2400 # Hz
fmax = 2*pi * fmax / float(self.if_rate)
self.clock = op25_repeater.gardner_costas_cc(omega, gain_mu, gain_omega, alpha, beta, fmax, -fmax)
self.agc = analog.feedforward_agc_cc(16, 1.0)
# Perform Differential decoding on the constellation
self.diffdec = digital.diff_phasor_cc()
# take angle of the difference (in radians)
self.to_float = blocks.complex_to_arg()
# convert from radians such that signal is in -3/-1/+1/+3
self.rescale = blocks.multiply_const_ff( (1 / (pi / 4)) )
2014-12-06 00:01:04 +00:00
# fm demodulator (needed in fsk4 case)
fm_demod_gain = if_rate / (2.0 * pi * _def_symbol_deviation)
self.fm_demod = analog.quadrature_demod_cf(fm_demod_gain)
2014-11-30 16:33:12 +00:00
self.connect_chain(demod_type)
self.connect(self.slicer, self)
self.set_relative_frequency(relative_freq)
2018-12-26 02:10:06 +00:00
def get_error_band(self):
return int(self.clock.get_error_band())
2017-12-22 23:02:18 +00:00
def get_freq_error(self): # get error in Hz (approx).
return int(self.clock.get_freq_error() * self.symbol_rate)
2014-11-30 16:33:12 +00:00
def set_omega(self, omega):
sps = self.if_rate / float(omega)
if sps == self.sps:
return
self.sps = sps
2020-02-08 00:30:57 +00:00
print ('set_omega %d %f' % (omega, sps))
2014-11-30 16:33:12 +00:00
self.clock.set_omega(self.sps)
def set_relative_frequency(self, freq):
2018-12-26 02:10:06 +00:00
if abs(freq) > ((self.input_rate / 2) - (self.if1 / 2)):
2014-11-30 16:33:12 +00:00
#print 'set_relative_frequency: error, relative frequency %d exceeds limit %d' % (freq, self.input_rate/2)
return False
if freq == self.lo_freq:
return True
self.lo_freq = freq
2017-12-22 23:02:18 +00:00
if self.if1:
if freq not in self.t_cache.keys():
self.t_cache[freq] = filter.firdes.complex_band_pass(1.0, self.input_rate, -freq - self.if1/2, -freq + self.if1/2, self.if1/2, filter.firdes.WIN_HAMMING)
self.bpf.set_taps(self.t_cache[freq])
bfo_f = self.decim * -freq / float(self.input_rate)
bfo_f -= int(bfo_f)
if bfo_f < -0.5:
bfo_f += 1.0
if bfo_f > 0.5:
bfo_f -= 1.0
self.bfo.set_frequency(-bfo_f * self.if1)
else:
self.lo.set_frequency(self.lo_freq)
2014-11-30 16:33:12 +00:00
return True
# assumes lock held or init
def disconnect_chain(self):
if self.connect_state == 'cqpsk':
2017-12-22 23:02:18 +00:00
self.disconnect(self.if_out, self.cutoff, self.agc, self.clock, self.diffdec, self.to_float, self.rescale, self.slicer)
2014-11-30 16:33:12 +00:00
elif self.connect_state == 'fsk4':
2017-12-22 23:02:18 +00:00
self.disconnect(self.if_out, self.cutoff, self.fm_demod, self.baseband_amp, self.symbol_filter, self.fsk4_demod, self.slicer)
2014-11-30 16:33:12 +00:00
self.connect_state = None
# assumes lock held or init
def connect_chain(self, demod_type):
if self.connect_state == demod_type:
return # already in desired state
self.disconnect_chain()
self.connect_state = demod_type
if demod_type == 'fsk4':
2017-12-22 23:02:18 +00:00
self.connect(self.if_out, self.cutoff, self.fm_demod, self.baseband_amp, self.symbol_filter, self.fsk4_demod, self.slicer)
2014-11-30 16:33:12 +00:00
elif demod_type == 'cqpsk':
2017-12-22 23:02:18 +00:00
self.connect(self.if_out, self.cutoff, self.agc, self.clock, self.diffdec, self.to_float, self.rescale, self.slicer)
2014-11-30 16:33:12 +00:00
else:
2020-02-08 00:30:57 +00:00
print ('connect_chain failed, type: %s' % demod_type)
2014-12-06 00:01:04 +00:00
assert 0 == 1
if self.float_sink is not None:
self.connect_float(self.float_sink[1])
def disconnect_float(self):
# assumes lock held or init
if not self.float_sink:
return
self.disconnect(self.float_sink[0], self.float_sink[1])
self.float_sink = None
def connect_float(self, sink):
# assumes lock held or init
self.disconnect_float()
if self.connect_state == 'cqpsk':
self.connect(self.rescale, sink)
self.float_sink = [self.rescale, sink]
elif self.connect_state == 'fsk4':
self.connect(self.fsk4_demod, sink)
self.float_sink = [self.fsk4_demod, sink]
else:
2020-02-08 00:30:57 +00:00
print ('connect_float: state error', self.connect_state)
2014-12-06 00:01:04 +00:00
assert 0 == 1
def connect_complex(self, src, sink):
# assumes lock held or init
if src == 'clock':
self.connect(self.clock, sink)
elif src == 'diffdec':
self.connect(self.diffdec, sink)
elif src == 'mixer':
2019-05-11 20:41:49 +00:00
self.connect(self.agc, sink)
2017-05-10 13:45:34 +00:00
elif src == 'src':
self.connect(self, sink)
2017-12-22 23:02:18 +00:00
elif src == 'bpf':
self.connect(self.bpf, sink)
elif src == 'if_out':
self.connect(self.if_out, sink)
elif src == 'agc':
self.connect(self.agc, sink)