Commit Graph

1 Commits

Author SHA1 Message Date
Joachim Steiger 2ab9260cd4 clock-converter/clock-generator frontpanels
layout generated from eagle to dxf and transferring the measurements.
no outline yet (needs offset pcb border to frontpanel corner)
2020-10-09 01:22:09 +02:00