87 lines
2.7 KiB
C
87 lines
2.7 KiB
C
/** @addtogroup rcc_defines
|
|
*
|
|
* @author @htmlonly © @endhtmlonly 2013
|
|
* Frantisek Burian <BuFran@seznam.cz>
|
|
*/
|
|
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2013 Frantisek Burian <BuFran@seznam.cz>
|
|
*
|
|
* This library is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA RCC.H
|
|
* The order of header inclusion is important. rcc.h defines the device
|
|
* specific enumerations before including this header file.
|
|
*/
|
|
|
|
/** @cond */
|
|
#ifdef LIBOPENCM3_RCC_H
|
|
/** @endcond */
|
|
|
|
#ifndef LIBOPENCM3_RCC_COMMON_ALL_H
|
|
#define LIBOPENCM3_RCC_COMMON_ALL_H
|
|
|
|
/**@{*/
|
|
|
|
BEGIN_DECLS
|
|
|
|
void rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en);
|
|
void rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en);
|
|
void rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset);
|
|
void rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset);
|
|
|
|
void rcc_periph_clock_enable(enum rcc_periph_clken clken);
|
|
void rcc_periph_clock_disable(enum rcc_periph_clken clken);
|
|
void rcc_periph_reset_pulse(enum rcc_periph_rst rst);
|
|
void rcc_periph_reset_hold(enum rcc_periph_rst rst);
|
|
void rcc_periph_reset_release(enum rcc_periph_rst rst);
|
|
|
|
void rcc_set_mco(uint32_t mcosrc);
|
|
void rcc_osc_bypass_enable(enum rcc_osc osc);
|
|
void rcc_osc_bypass_disable(enum rcc_osc osc);
|
|
|
|
/**
|
|
* Is the given oscillator ready?
|
|
* @param osc Oscillator ID
|
|
* @return true if the hardware indicates the oscillator is ready.
|
|
*/
|
|
bool rcc_is_osc_ready(enum rcc_osc osc);
|
|
|
|
/**
|
|
* Wait for Oscillator Ready.
|
|
* Block until the hardware indicates that the Oscillator is ready.
|
|
* @param osc Oscillator ID
|
|
*/
|
|
void rcc_wait_for_osc_ready(enum rcc_osc osc);
|
|
|
|
/**
|
|
* This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a
|
|
* 4-bit value, typically used for hpre and other prescalers.
|
|
* @param div_val Masked and shifted divider value from register (e.g. RCC_CFGR)
|
|
*/
|
|
uint16_t rcc_get_div_from_hpre(uint8_t div_val);
|
|
|
|
END_DECLS
|
|
/**@}*/
|
|
|
|
#endif
|
|
/** @cond */
|
|
#else
|
|
#warning "rcc_common_all.h should not be included explicitly, only via rcc.h"
|
|
#endif
|
|
/** @endcond */
|
|
|