electronics
/
libopencm3
9
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Added STM32 DBGMCU register definitions.

This commit is contained in:
Gareth McMullin 2011-02-08 19:07:59 +13:00
parent 769a932f3e
commit d4b04cbd26
1 changed files with 60 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

60
include/libopencm3/stm32/dbgmcu.h Normal file
View File

@ -0,0 +1,60 @@
/*
* This file is part of the libopencm3 project.
*
* Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz>
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef LIBOPENCM3_STM32_DBGMCU_H
#define LIBOPENCM3_STM32_DBGMCU_H
#include <libopencm3/stm32/memorymap.h>
#include <libopencm3/cm3/common.h>
/* --- DBGMCU registers ---------------------------------------------------- */
#define DBGMCU_IDCODE MMIO32(DBGMCU_BASE + 0x00)
#define DBGMCU_CR MMIO32(DBGCMU_BASE + 0x04)
/* DBGMCU_CR bits */
#define DBGMCU_CR_SLEEP 0x00000001
#define DBGMCU_CR_STOP 0x00000002
#define DBGMCU_CR_STANDBY 0x00000004
#define DBGMCU_CR_TRACE_IOEN 0x00000020
#define DBGMCU_CR_TRACE_MODE_MASK 0x000000C0
#define DBGMCU_CR_TRACE_MODE_ASYNC 0x00000000
#define DBGMCU_CR_TRACE_MODE_SYNC_1 0x00000040
#define DBGMCU_CR_TRACE_MODE_SYNC_2 0x00000080
#define DBGMCU_CR_TRACE_MODE_SYNC_4 0x000000C0
#define DBGMCU_CR_IWDG_STOP 0x00000100
#define DBGMCU_CR_WWDG_STOP 0x00000200
#define DBGMCU_CR_TIM1_STOP 0x00000400
#define DBGMCU_CR_TIM2_STOP 0x00000800
#define DBGMCU_CR_TIM3_STOP 0x00001000
#define DBGMCU_CR_TIM4_STOP 0x00002000
#define DBGMCU_CR_CAN1_STOP 0x00004000
#define DBGMCU_CR_I2C1_SMBUS_TIMEOUT 0x00008000
#define DBGMCU_CR_I2C2_SMBUS_TIMEOUT 0x00010000
#define DBGMCU_CR_TIM8_STOP 0x00020000
#define DBGMCU_CR_TIM5_STOP 0x00040000
#define DBGMCU_CR_TIM6_STOP 0x00080000
#define DBGMCU_CR_TIM7_STOP 0x00100000
#define DBGMCU_CR_CAN2_STOP 0x00200000
/* DBGMCU_IDCODE bits */
#define DBGMCU_IDCODE_DEV_ID_MASK 0x00000fff
#define DBGMCU_IDCODE_REV_ID_MASK 0xffff0000
#endif