stm32f7: flash: doxygenize existing comments.
Just putting it in a different place and it all gets included in the output nicely.
This commit is contained in:
parent
97d5e9a403
commit
1abb945dcd
|
@ -9,6 +9,15 @@
|
|||
* @author @htmlonly © @endhtmlonly 2010
|
||||
* Mark Butler <mbutler@physics.otago.ac.nz>
|
||||
*
|
||||
* Differences between F7 and F4:
|
||||
* 1. icache and dcache are now combined into a unified ART cache. The CPU has
|
||||
* its own d/i-caches, but those are unrelated to this. They are on the
|
||||
* AXIM bus.
|
||||
* 4. FLASH_SR_PGSERR (programming sequence error) is now FLASH_SR_ERSERR (
|
||||
* erase sequence error).
|
||||
* 6. There are now two watchdogs - IWDG (independent watchdog) and WWDG (
|
||||
* window watchdog).
|
||||
*
|
||||
*/
|
||||
/*
|
||||
* This file is part of the libopencm3 project.
|
||||
|
@ -38,17 +47,6 @@
|
|||
#include <libopencm3/stm32/common/flash_common_f.h>
|
||||
#include <libopencm3/stm32/common/flash_common_f24.h>
|
||||
|
||||
/*
|
||||
* Differences between F7 and F4:
|
||||
* 1. icache and dcache are now combined into a unified ART cache. The CPU has
|
||||
* its own d/i-caches, but those are unrelated to this. They are on the
|
||||
* AXIM bus.
|
||||
* 4. FLASH_SR_PGSERR (programming sequence error) is now FLASH_SR_ERSERR (
|
||||
* erase sequence error).
|
||||
* 6. There are now two watchdogs - IWDG (independent watchdog) and WWDG (
|
||||
* window watchdog).
|
||||
*/
|
||||
|
||||
/**@{*/
|
||||
|
||||
/* --- FLASH_ACR values ---------------------------------------------------- */
|
||||
|
|
Loading…
Reference in New Issue