2012-05-22 04:38:24 +00:00
|
|
|
/*
|
|
|
|
|
* This file is part of the libopencm3 project.
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2010 Uwe Hermann <uwe@hermann-uwe.de>
|
2012-05-22 04:39:21 +00:00
|
|
|
* Copyright (C) 2012 Michael Ossmann <mike@ossmann.com>
|
2012-05-22 04:38:24 +00:00
|
|
|
*
|
|
|
|
|
* This library is free software: you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
|
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU Lesser General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
|
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
*/
|
|
|
|
|
|
2012-05-22 04:39:21 +00:00
|
|
|
#ifndef LPC43XX_GPIO_H
|
|
|
|
|
#define LPC43XX_GPIO_H
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
#include <libopencm3/cm3/common.h>
|
2012-05-22 16:39:29 +00:00
|
|
|
#include <libopencm3/lpc43xx/memorymap.h>
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
/* --- Convenience macros -------------------------------------------------- */
|
|
|
|
|
|
|
|
|
|
/* GPIO port base addresses (for convenience) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO0 (GPIO_PORT_BASE + 0x2000)
|
|
|
|
|
#define GPIO1 (GPIO_PORT_BASE + 0x2004)
|
|
|
|
|
#define GPIO2 (GPIO_PORT_BASE + 0x2008)
|
|
|
|
|
#define GPIO3 (GPIO_PORT_BASE + 0x200C)
|
|
|
|
|
#define GPIO4 (GPIO_PORT_BASE + 0x2010)
|
|
|
|
|
#define GPIO5 (GPIO_PORT_BASE + 0x2014)
|
|
|
|
|
#define GPIO6 (GPIO_PORT_BASE + 0x2018)
|
|
|
|
|
#define GPIO7 (GPIO_PORT_BASE + 0x201C)
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
/* GPIO number definitions (for convenience) */
|
|
|
|
|
#define GPIOPIN0 (1 << 0)
|
|
|
|
|
#define GPIOPIN1 (1 << 1)
|
|
|
|
|
#define GPIOPIN2 (1 << 2)
|
|
|
|
|
#define GPIOPIN3 (1 << 3)
|
|
|
|
|
#define GPIOPIN4 (1 << 4)
|
|
|
|
|
#define GPIOPIN5 (1 << 5)
|
|
|
|
|
#define GPIOPIN6 (1 << 6)
|
|
|
|
|
#define GPIOPIN7 (1 << 7)
|
|
|
|
|
#define GPIOPIN8 (1 << 8)
|
|
|
|
|
#define GPIOPIN9 (1 << 9)
|
|
|
|
|
#define GPIOPIN10 (1 << 10)
|
|
|
|
|
#define GPIOPIN11 (1 << 11)
|
|
|
|
|
#define GPIOPIN12 (1 << 12)
|
|
|
|
|
#define GPIOPIN13 (1 << 13)
|
|
|
|
|
#define GPIOPIN14 (1 << 14)
|
|
|
|
|
#define GPIOPIN15 (1 << 15)
|
|
|
|
|
#define GPIOPIN16 (1 << 16)
|
|
|
|
|
#define GPIOPIN17 (1 << 17)
|
|
|
|
|
#define GPIOPIN18 (1 << 18)
|
|
|
|
|
#define GPIOPIN19 (1 << 19)
|
|
|
|
|
#define GPIOPIN20 (1 << 20)
|
|
|
|
|
#define GPIOPIN21 (1 << 21)
|
|
|
|
|
#define GPIOPIN22 (1 << 22)
|
|
|
|
|
#define GPIOPIN23 (1 << 23)
|
|
|
|
|
#define GPIOPIN24 (1 << 24)
|
|
|
|
|
#define GPIOPIN25 (1 << 25)
|
|
|
|
|
#define GPIOPIN26 (1 << 26)
|
|
|
|
|
#define GPIOPIN27 (1 << 27)
|
|
|
|
|
#define GPIOPIN28 (1 << 28)
|
|
|
|
|
#define GPIOPIN29 (1 << 29)
|
|
|
|
|
#define GPIOPIN30 (1 << 30)
|
|
|
|
|
#define GPIOPIN31 (1 << 31)
|
|
|
|
|
|
|
|
|
|
/* --- GPIO registers ------------------------------------------------------ */
|
|
|
|
|
|
2012-05-22 16:38:49 +00:00
|
|
|
//TODO byte/word access registers
|
2012-05-22 04:39:21 +00:00
|
|
|
|
2012-05-22 04:38:24 +00:00
|
|
|
/* GPIO data direction register (GPIOn_DIR) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_DIR(port) MMIO32(port + 0x00)
|
|
|
|
|
#define GPIO0_DIR GPIO_DIR(GPIO0)
|
|
|
|
|
#define GPIO1_DIR GPIO_DIR(GPIO1)
|
|
|
|
|
#define GPIO2_DIR GPIO_DIR(GPIO2)
|
|
|
|
|
#define GPIO3_DIR GPIO_DIR(GPIO3)
|
|
|
|
|
#define GPIO4_DIR GPIO_DIR(GPIO4)
|
|
|
|
|
#define GPIO5_DIR GPIO_DIR(GPIO5)
|
|
|
|
|
#define GPIO6_DIR GPIO_DIR(GPIO6)
|
|
|
|
|
#define GPIO7_DIR GPIO_DIR(GPIO7)
|
2012-05-22 04:38:24 +00:00
|
|
|
|
2012-05-22 04:39:21 +00:00
|
|
|
/* GPIO fast mask register (GPIOn_MASK) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_MASK(port) MMIO32(port + 0x80)
|
|
|
|
|
#define GPIO0_MASK GPIO_MASK(GPIO0)
|
|
|
|
|
#define GPIO1_MASK GPIO_MASK(GPIO1)
|
|
|
|
|
#define GPIO2_MASK GPIO_MASK(GPIO2)
|
|
|
|
|
#define GPIO3_MASK GPIO_MASK(GPIO3)
|
|
|
|
|
#define GPIO4_MASK GPIO_MASK(GPIO4)
|
|
|
|
|
#define GPIO5_MASK GPIO_MASK(GPIO5)
|
|
|
|
|
#define GPIO6_MASK GPIO_MASK(GPIO6)
|
|
|
|
|
#define GPIO7_MASK GPIO_MASK(GPIO7)
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
/* GPIO port pin value register (GPIOn_PIN) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_PIN(port) MMIO32(port + 0x100)
|
|
|
|
|
#define GPIO0_PIN GPIO_PIN(GPIO0)
|
|
|
|
|
#define GPIO1_PIN GPIO_PIN(GPIO1)
|
|
|
|
|
#define GPIO2_PIN GPIO_PIN(GPIO2)
|
|
|
|
|
#define GPIO3_PIN GPIO_PIN(GPIO3)
|
|
|
|
|
#define GPIO4_PIN GPIO_PIN(GPIO4)
|
|
|
|
|
#define GPIO5_PIN GPIO_PIN(GPIO5)
|
|
|
|
|
#define GPIO6_PIN GPIO_PIN(GPIO6)
|
|
|
|
|
#define GPIO7_PIN GPIO_PIN(GPIO7)
|
2012-05-22 04:39:21 +00:00
|
|
|
|
|
|
|
|
/* GPIO port masked pin value register (GPIOn_MPIN) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_PIN(port) MMIO32(port + 0x180)
|
|
|
|
|
#define GPIO0_PIN GPIO_PIN(GPIO0)
|
|
|
|
|
#define GPIO1_PIN GPIO_PIN(GPIO1)
|
|
|
|
|
#define GPIO2_PIN GPIO_PIN(GPIO2)
|
|
|
|
|
#define GPIO3_PIN GPIO_PIN(GPIO3)
|
|
|
|
|
#define GPIO4_PIN GPIO_PIN(GPIO4)
|
|
|
|
|
#define GPIO5_PIN GPIO_PIN(GPIO5)
|
|
|
|
|
#define GPIO6_PIN GPIO_PIN(GPIO6)
|
|
|
|
|
#define GPIO7_PIN GPIO_PIN(GPIO7)
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
/* GPIO port output set register (GPIOn_SET) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_SET(port) MMIO32(port + 0x200)
|
|
|
|
|
#define GPIO0_SET GPIO_SET(GPIO0)
|
|
|
|
|
#define GPIO1_SET GPIO_SET(GPIO1)
|
|
|
|
|
#define GPIO2_SET GPIO_SET(GPIO2)
|
|
|
|
|
#define GPIO3_SET GPIO_SET(GPIO3)
|
|
|
|
|
#define GPIO4_SET GPIO_SET(GPIO4)
|
|
|
|
|
#define GPIO5_SET GPIO_SET(GPIO5)
|
|
|
|
|
#define GPIO6_SET GPIO_SET(GPIO6)
|
|
|
|
|
#define GPIO7_SET GPIO_SET(GPIO7)
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
/* GPIO port output clear register (GPIOn_CLR) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_CLR(port) MMIO32(port + 0x280)
|
|
|
|
|
#define GPIO0_CLR GPIO_CLR(GPIO0)
|
|
|
|
|
#define GPIO1_CLR GPIO_CLR(GPIO1)
|
|
|
|
|
#define GPIO2_CLR GPIO_CLR(GPIO2)
|
|
|
|
|
#define GPIO3_CLR GPIO_CLR(GPIO3)
|
|
|
|
|
#define GPIO4_CLR GPIO_CLR(GPIO4)
|
|
|
|
|
#define GPIO5_CLR GPIO_CLR(GPIO5)
|
|
|
|
|
#define GPIO6_CLR GPIO_CLR(GPIO6)
|
|
|
|
|
#define GPIO7_CLR GPIO_CLR(GPIO7)
|
2012-05-22 04:39:21 +00:00
|
|
|
|
|
|
|
|
/* GPIO port toggle register (GPIOn_NOT) */
|
2012-05-22 16:38:49 +00:00
|
|
|
#define GPIO_NOT(port) MMIO32(port + 0x300)
|
|
|
|
|
#define GPIO0_NOT GPIO_NOT(GPIO0)
|
|
|
|
|
#define GPIO1_NOT GPIO_NOT(GPIO1)
|
|
|
|
|
#define GPIO2_NOT GPIO_NOT(GPIO2)
|
|
|
|
|
#define GPIO3_NOT GPIO_NOT(GPIO3)
|
|
|
|
|
#define GPIO4_NOT GPIO_NOT(GPIO4)
|
|
|
|
|
#define GPIO5_NOT GPIO_NOT(GPIO5)
|
|
|
|
|
#define GPIO6_NOT GPIO_NOT(GPIO6)
|
|
|
|
|
#define GPIO7_NOT GPIO_NOT(GPIO7)
|
|
|
|
|
|
|
|
|
|
//TODO interrupts
|
2012-05-22 04:38:24 +00:00
|
|
|
|
|
|
|
|
void gpio_set(u32 gpioport, u32 gpios);
|
|
|
|
|
void gpio_clear(u32 gpioport, u32 gpios);
|
|
|
|
|
|
|
|
|
|
#endif
|
