forked from electronics/osmo-small-hardware
xhfc-breaout: Conncet SPI_INV to GND
This was missing from the v1 design. SPI_INV must be tied to either high or low to select the SPI clock polarity. It was tied to low by manawyrm in his manual rework, so let's reflect this in the design accordingly.
This commit is contained in:
parent
1c45406634
commit
e039fe1590
|
@ -2632,6 +2632,13 @@ design rules under a new name.</description>
|
|||
<wire x1="17.792" y1="23.3165" x2="18.796" y2="23.3045" width="0.254" layer="1"/>
|
||||
<wire x1="35.179" y1="10.033" x2="34.29" y2="10.922" width="0.254" layer="1"/>
|
||||
<wire x1="34.29" y1="10.922" x2="34.29" y2="12.065" width="0.254" layer="1"/>
|
||||
<contactref element="U1" pad="62"/>
|
||||
<wire x1="21.38" y1="20.99" x2="21.38" y2="21.6095" width="0.254" layer="1"/>
|
||||
<wire x1="21.38" y1="21.6095" x2="21.082" y2="21.9075" width="0.254" layer="1"/>
|
||||
<wire x1="21.082" y1="21.9075" x2="20.701" y2="21.9075" width="0.254" layer="1"/>
|
||||
<wire x1="20.701" y1="21.9075" x2="20.3835" y2="21.59" width="0.254" layer="1"/>
|
||||
<wire x1="20.3835" y1="21.59" x2="20.3835" y2="20.9935" width="0.254" layer="1"/>
|
||||
<wire x1="20.3835" y1="20.9935" x2="20.38" y2="20.99" width="0.254" layer="1"/>
|
||||
</signal>
|
||||
<signal name="SPI_CLK">
|
||||
<contactref element="U1" pad="63"/>
|
||||
|
@ -2641,9 +2648,6 @@ design rules under a new name.</description>
|
|||
<wire x1="6.35" y1="20.32" x2="6.985" y2="19.685" width="0.254" layer="1"/>
|
||||
<wire x1="6.985" y1="19.685" x2="20.32" y2="19.685" width="0.254" layer="1"/>
|
||||
</signal>
|
||||
<signal name="SPI_INV">
|
||||
<contactref element="U1" pad="62"/>
|
||||
</signal>
|
||||
<signal name="!RES">
|
||||
<contactref element="U1" pad="15"/>
|
||||
<contactref element="X1" pad="3"/>
|
||||
|
|
|
@ -5533,6 +5533,10 @@ Note there are NO PROTECTION circuits against
|
|||
<wire x1="220.98" y1="134.62" x2="218.44" y2="134.62" width="0.1524" layer="91"/>
|
||||
<wire x1="218.44" y1="134.62" x2="218.44" y2="124.46" width="0.1524" layer="91"/>
|
||||
<junction x="218.44" y="124.46"/>
|
||||
<pinref part="U1" gate="PROC_INTF" pin="ALE"/>
|
||||
<wire x1="220.98" y1="137.16" x2="218.44" y2="137.16" width="0.1524" layer="91"/>
|
||||
<wire x1="218.44" y1="137.16" x2="218.44" y2="134.62" width="0.1524" layer="91"/>
|
||||
<junction x="218.44" y="134.62"/>
|
||||
</segment>
|
||||
<segment>
|
||||
<pinref part="U1" gate="G$1" pin="GND"/>
|
||||
|
@ -5625,13 +5629,6 @@ Note there are NO PROTECTION circuits against
|
|||
<label x="76.2" y="149.86" size="1.27" layer="95" rot="R180" xref="yes"/>
|
||||
</segment>
|
||||
</net>
|
||||
<net name="SPI_INV" class="0">
|
||||
<segment>
|
||||
<pinref part="U1" gate="PROC_INTF" pin="ALE"/>
|
||||
<wire x1="220.98" y1="137.16" x2="210.82" y2="137.16" width="0.1524" layer="91"/>
|
||||
<label x="210.82" y="137.16" size="1.27" layer="95" rot="R180" xref="yes"/>
|
||||
</segment>
|
||||
</net>
|
||||
<net name="!RES" class="0">
|
||||
<segment>
|
||||
<pinref part="U1" gate="PROC_INTF" pin="!RES"/>
|
||||
|
|
Loading…
Reference in New Issue