This repository has been archived on 2022-02-17. You can view files and clone it, but cannot push or open issues or pull requests.

Ralf Baechle 44eeab6741 MIPS: Hibernation: Remove SMP TLB and cacheflushing code. ... We can't perform any flushes on SMP from swsusp_arch_resume because interrupts are disabled. A cross-CPU flush is unnecessary anyway because all but the local CPU have already been disabled. A local flush is not needed either because we didn't change any mappings. So just delete the code. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>		2009-06-24 18:34:39 +01:00
..
Makefile	…
cpu.c	…
hibernate.S	MIPS: Hibernation: Remove SMP TLB and cacheflushing code.	2009-06-24 18:34:39 +01:00