d053de911b
The ONLINE registers can return 0xFFFFFFFF on more than one occassion. On systems that care, reading these registers could lead to problems. So the new code decides that the ASIC has encountered and error by reading the UE_STATUS_LOW/HIGH registers. AND them with the mask values and a non-zero result indicates an error. Signed-off-by: Ajit Khaparde <ajitk@serverengines.com> Signed-off-by: David S. Miller <davem@davemloft.net>
997 lines
27 KiB
C
997 lines
27 KiB
C
/*
|
|
* Copyright (C) 2005 - 2010 ServerEngines
|
|
* All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License version 2
|
|
* as published by the Free Software Foundation. The full GNU General
|
|
* Public License is included in this distribution in the file called COPYING.
|
|
*
|
|
* Contact Information:
|
|
* linux-drivers@serverengines.com
|
|
*
|
|
* ServerEngines
|
|
* 209 N. Fair Oaks Ave
|
|
* Sunnyvale, CA 94085
|
|
*/
|
|
|
|
/*
|
|
* The driver sends configuration and managements command requests to the
|
|
* firmware in the BE. These requests are communicated to the processor
|
|
* using Work Request Blocks (WRBs) submitted to the MCC-WRB ring or via one
|
|
* WRB inside a MAILBOX.
|
|
* The commands are serviced by the ARM processor in the BladeEngine's MPU.
|
|
*/
|
|
|
|
struct be_sge {
|
|
u32 pa_lo;
|
|
u32 pa_hi;
|
|
u32 len;
|
|
};
|
|
|
|
#define MCC_WRB_EMBEDDED_MASK 1 /* bit 0 of dword 0*/
|
|
#define MCC_WRB_SGE_CNT_SHIFT 3 /* bits 3 - 7 of dword 0 */
|
|
#define MCC_WRB_SGE_CNT_MASK 0x1F /* bits 3 - 7 of dword 0 */
|
|
struct be_mcc_wrb {
|
|
u32 embedded; /* dword 0 */
|
|
u32 payload_length; /* dword 1 */
|
|
u32 tag0; /* dword 2 */
|
|
u32 tag1; /* dword 3 */
|
|
u32 rsvd; /* dword 4 */
|
|
union {
|
|
u8 embedded_payload[236]; /* used by embedded cmds */
|
|
struct be_sge sgl[19]; /* used by non-embedded cmds */
|
|
} payload;
|
|
};
|
|
|
|
#define CQE_FLAGS_VALID_MASK (1 << 31)
|
|
#define CQE_FLAGS_ASYNC_MASK (1 << 30)
|
|
#define CQE_FLAGS_COMPLETED_MASK (1 << 28)
|
|
#define CQE_FLAGS_CONSUMED_MASK (1 << 27)
|
|
|
|
/* Completion Status */
|
|
enum {
|
|
MCC_STATUS_SUCCESS = 0x0,
|
|
/* The client does not have sufficient privileges to execute the command */
|
|
MCC_STATUS_INSUFFICIENT_PRIVILEGES = 0x1,
|
|
/* A parameter in the command was invalid. */
|
|
MCC_STATUS_INVALID_PARAMETER = 0x2,
|
|
/* There are insufficient chip resources to execute the command */
|
|
MCC_STATUS_INSUFFICIENT_RESOURCES = 0x3,
|
|
/* The command is completing because the queue was getting flushed */
|
|
MCC_STATUS_QUEUE_FLUSHING = 0x4,
|
|
/* The command is completing with a DMA error */
|
|
MCC_STATUS_DMA_FAILED = 0x5,
|
|
MCC_STATUS_NOT_SUPPORTED = 66
|
|
};
|
|
|
|
#define CQE_STATUS_COMPL_MASK 0xFFFF
|
|
#define CQE_STATUS_COMPL_SHIFT 0 /* bits 0 - 15 */
|
|
#define CQE_STATUS_EXTD_MASK 0xFFFF
|
|
#define CQE_STATUS_EXTD_SHIFT 16 /* bits 16 - 31 */
|
|
|
|
struct be_mcc_compl {
|
|
u32 status; /* dword 0 */
|
|
u32 tag0; /* dword 1 */
|
|
u32 tag1; /* dword 2 */
|
|
u32 flags; /* dword 3 */
|
|
};
|
|
|
|
/* When the async bit of mcc_compl is set, the last 4 bytes of
|
|
* mcc_compl is interpreted as follows:
|
|
*/
|
|
#define ASYNC_TRAILER_EVENT_CODE_SHIFT 8 /* bits 8 - 15 */
|
|
#define ASYNC_TRAILER_EVENT_CODE_MASK 0xFF
|
|
#define ASYNC_EVENT_CODE_LINK_STATE 0x1
|
|
struct be_async_event_trailer {
|
|
u32 code;
|
|
};
|
|
|
|
enum {
|
|
ASYNC_EVENT_LINK_DOWN = 0x0,
|
|
ASYNC_EVENT_LINK_UP = 0x1
|
|
};
|
|
|
|
/* When the event code of an async trailer is link-state, the mcc_compl
|
|
* must be interpreted as follows
|
|
*/
|
|
struct be_async_event_link_state {
|
|
u8 physical_port;
|
|
u8 port_link_status;
|
|
u8 port_duplex;
|
|
u8 port_speed;
|
|
u8 port_fault;
|
|
u8 rsvd0[7];
|
|
struct be_async_event_trailer trailer;
|
|
} __packed;
|
|
|
|
struct be_mcc_mailbox {
|
|
struct be_mcc_wrb wrb;
|
|
struct be_mcc_compl compl;
|
|
};
|
|
|
|
#define CMD_SUBSYSTEM_COMMON 0x1
|
|
#define CMD_SUBSYSTEM_ETH 0x3
|
|
#define CMD_SUBSYSTEM_LOWLEVEL 0xb
|
|
|
|
#define OPCODE_COMMON_NTWK_MAC_QUERY 1
|
|
#define OPCODE_COMMON_NTWK_MAC_SET 2
|
|
#define OPCODE_COMMON_NTWK_MULTICAST_SET 3
|
|
#define OPCODE_COMMON_NTWK_VLAN_CONFIG 4
|
|
#define OPCODE_COMMON_NTWK_LINK_STATUS_QUERY 5
|
|
#define OPCODE_COMMON_READ_FLASHROM 6
|
|
#define OPCODE_COMMON_WRITE_FLASHROM 7
|
|
#define OPCODE_COMMON_CQ_CREATE 12
|
|
#define OPCODE_COMMON_EQ_CREATE 13
|
|
#define OPCODE_COMMON_MCC_CREATE 21
|
|
#define OPCODE_COMMON_SET_QOS 28
|
|
#define OPCODE_COMMON_SEEPROM_READ 30
|
|
#define OPCODE_COMMON_NTWK_RX_FILTER 34
|
|
#define OPCODE_COMMON_GET_FW_VERSION 35
|
|
#define OPCODE_COMMON_SET_FLOW_CONTROL 36
|
|
#define OPCODE_COMMON_GET_FLOW_CONTROL 37
|
|
#define OPCODE_COMMON_SET_FRAME_SIZE 39
|
|
#define OPCODE_COMMON_MODIFY_EQ_DELAY 41
|
|
#define OPCODE_COMMON_FIRMWARE_CONFIG 42
|
|
#define OPCODE_COMMON_NTWK_INTERFACE_CREATE 50
|
|
#define OPCODE_COMMON_NTWK_INTERFACE_DESTROY 51
|
|
#define OPCODE_COMMON_MCC_DESTROY 53
|
|
#define OPCODE_COMMON_CQ_DESTROY 54
|
|
#define OPCODE_COMMON_EQ_DESTROY 55
|
|
#define OPCODE_COMMON_QUERY_FIRMWARE_CONFIG 58
|
|
#define OPCODE_COMMON_NTWK_PMAC_ADD 59
|
|
#define OPCODE_COMMON_NTWK_PMAC_DEL 60
|
|
#define OPCODE_COMMON_FUNCTION_RESET 61
|
|
#define OPCODE_COMMON_ENABLE_DISABLE_BEACON 69
|
|
#define OPCODE_COMMON_GET_BEACON_STATE 70
|
|
#define OPCODE_COMMON_READ_TRANSRECV_DATA 73
|
|
#define OPCODE_COMMON_GET_PHY_DETAILS 102
|
|
|
|
#define OPCODE_ETH_ACPI_CONFIG 2
|
|
#define OPCODE_ETH_PROMISCUOUS 3
|
|
#define OPCODE_ETH_GET_STATISTICS 4
|
|
#define OPCODE_ETH_TX_CREATE 7
|
|
#define OPCODE_ETH_RX_CREATE 8
|
|
#define OPCODE_ETH_TX_DESTROY 9
|
|
#define OPCODE_ETH_RX_DESTROY 10
|
|
#define OPCODE_ETH_ACPI_WOL_MAGIC_CONFIG 12
|
|
|
|
#define OPCODE_LOWLEVEL_HOST_DDR_DMA 17
|
|
#define OPCODE_LOWLEVEL_LOOPBACK_TEST 18
|
|
#define OPCODE_LOWLEVEL_SET_LOOPBACK_MODE 19
|
|
|
|
struct be_cmd_req_hdr {
|
|
u8 opcode; /* dword 0 */
|
|
u8 subsystem; /* dword 0 */
|
|
u8 port_number; /* dword 0 */
|
|
u8 domain; /* dword 0 */
|
|
u32 timeout; /* dword 1 */
|
|
u32 request_length; /* dword 2 */
|
|
u8 version; /* dword 3 */
|
|
u8 rsvd[3]; /* dword 3 */
|
|
};
|
|
|
|
#define RESP_HDR_INFO_OPCODE_SHIFT 0 /* bits 0 - 7 */
|
|
#define RESP_HDR_INFO_SUBSYS_SHIFT 8 /* bits 8 - 15 */
|
|
struct be_cmd_resp_hdr {
|
|
u32 info; /* dword 0 */
|
|
u32 status; /* dword 1 */
|
|
u32 response_length; /* dword 2 */
|
|
u32 actual_resp_len; /* dword 3 */
|
|
};
|
|
|
|
struct phys_addr {
|
|
u32 lo;
|
|
u32 hi;
|
|
};
|
|
|
|
/**************************
|
|
* BE Command definitions *
|
|
**************************/
|
|
|
|
/* Pseudo amap definition in which each bit of the actual structure is defined
|
|
* as a byte: used to calculate offset/shift/mask of each field */
|
|
struct amap_eq_context {
|
|
u8 cidx[13]; /* dword 0*/
|
|
u8 rsvd0[3]; /* dword 0*/
|
|
u8 epidx[13]; /* dword 0*/
|
|
u8 valid; /* dword 0*/
|
|
u8 rsvd1; /* dword 0*/
|
|
u8 size; /* dword 0*/
|
|
u8 pidx[13]; /* dword 1*/
|
|
u8 rsvd2[3]; /* dword 1*/
|
|
u8 pd[10]; /* dword 1*/
|
|
u8 count[3]; /* dword 1*/
|
|
u8 solevent; /* dword 1*/
|
|
u8 stalled; /* dword 1*/
|
|
u8 armed; /* dword 1*/
|
|
u8 rsvd3[4]; /* dword 2*/
|
|
u8 func[8]; /* dword 2*/
|
|
u8 rsvd4; /* dword 2*/
|
|
u8 delaymult[10]; /* dword 2*/
|
|
u8 rsvd5[2]; /* dword 2*/
|
|
u8 phase[2]; /* dword 2*/
|
|
u8 nodelay; /* dword 2*/
|
|
u8 rsvd6[4]; /* dword 2*/
|
|
u8 rsvd7[32]; /* dword 3*/
|
|
} __packed;
|
|
|
|
struct be_cmd_req_eq_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 num_pages; /* sword */
|
|
u16 rsvd0; /* sword */
|
|
u8 context[sizeof(struct amap_eq_context) / 8];
|
|
struct phys_addr pages[8];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_eq_create {
|
|
struct be_cmd_resp_hdr resp_hdr;
|
|
u16 eq_id; /* sword */
|
|
u16 rsvd0; /* sword */
|
|
} __packed;
|
|
|
|
/******************** Mac query ***************************/
|
|
enum {
|
|
MAC_ADDRESS_TYPE_STORAGE = 0x0,
|
|
MAC_ADDRESS_TYPE_NETWORK = 0x1,
|
|
MAC_ADDRESS_TYPE_PD = 0x2,
|
|
MAC_ADDRESS_TYPE_MANAGEMENT = 0x3
|
|
};
|
|
|
|
struct mac_addr {
|
|
u16 size_of_struct;
|
|
u8 addr[ETH_ALEN];
|
|
} __packed;
|
|
|
|
struct be_cmd_req_mac_query {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 type;
|
|
u8 permanent;
|
|
u16 if_id;
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_mac_query {
|
|
struct be_cmd_resp_hdr hdr;
|
|
struct mac_addr mac;
|
|
};
|
|
|
|
/******************** PMac Add ***************************/
|
|
struct be_cmd_req_pmac_add {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 if_id;
|
|
u8 mac_address[ETH_ALEN];
|
|
u8 rsvd0[2];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_pmac_add {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 pmac_id;
|
|
};
|
|
|
|
/******************** PMac Del ***************************/
|
|
struct be_cmd_req_pmac_del {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 if_id;
|
|
u32 pmac_id;
|
|
};
|
|
|
|
/******************** Create CQ ***************************/
|
|
/* Pseudo amap definition in which each bit of the actual structure is defined
|
|
* as a byte: used to calculate offset/shift/mask of each field */
|
|
struct amap_cq_context {
|
|
u8 cidx[11]; /* dword 0*/
|
|
u8 rsvd0; /* dword 0*/
|
|
u8 coalescwm[2]; /* dword 0*/
|
|
u8 nodelay; /* dword 0*/
|
|
u8 epidx[11]; /* dword 0*/
|
|
u8 rsvd1; /* dword 0*/
|
|
u8 count[2]; /* dword 0*/
|
|
u8 valid; /* dword 0*/
|
|
u8 solevent; /* dword 0*/
|
|
u8 eventable; /* dword 0*/
|
|
u8 pidx[11]; /* dword 1*/
|
|
u8 rsvd2; /* dword 1*/
|
|
u8 pd[10]; /* dword 1*/
|
|
u8 eqid[8]; /* dword 1*/
|
|
u8 stalled; /* dword 1*/
|
|
u8 armed; /* dword 1*/
|
|
u8 rsvd3[4]; /* dword 2*/
|
|
u8 func[8]; /* dword 2*/
|
|
u8 rsvd4[20]; /* dword 2*/
|
|
u8 rsvd5[32]; /* dword 3*/
|
|
} __packed;
|
|
|
|
struct be_cmd_req_cq_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 num_pages;
|
|
u16 rsvd0;
|
|
u8 context[sizeof(struct amap_cq_context) / 8];
|
|
struct phys_addr pages[8];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_cq_create {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u16 cq_id;
|
|
u16 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Create MCCQ ***************************/
|
|
/* Pseudo amap definition in which each bit of the actual structure is defined
|
|
* as a byte: used to calculate offset/shift/mask of each field */
|
|
struct amap_mcc_context {
|
|
u8 con_index[14];
|
|
u8 rsvd0[2];
|
|
u8 ring_size[4];
|
|
u8 fetch_wrb;
|
|
u8 fetch_r2t;
|
|
u8 cq_id[10];
|
|
u8 prod_index[14];
|
|
u8 fid[8];
|
|
u8 pdid[9];
|
|
u8 valid;
|
|
u8 rsvd1[32];
|
|
u8 rsvd2[32];
|
|
} __packed;
|
|
|
|
struct be_cmd_req_mcc_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 num_pages;
|
|
u16 rsvd0;
|
|
u8 context[sizeof(struct amap_mcc_context) / 8];
|
|
struct phys_addr pages[8];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_mcc_create {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u16 id;
|
|
u16 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Create TxQ ***************************/
|
|
#define BE_ETH_TX_RING_TYPE_STANDARD 2
|
|
#define BE_ULP1_NUM 1
|
|
|
|
/* Pseudo amap definition in which each bit of the actual structure is defined
|
|
* as a byte: used to calculate offset/shift/mask of each field */
|
|
struct amap_tx_context {
|
|
u8 rsvd0[16]; /* dword 0 */
|
|
u8 tx_ring_size[4]; /* dword 0 */
|
|
u8 rsvd1[26]; /* dword 0 */
|
|
u8 pci_func_id[8]; /* dword 1 */
|
|
u8 rsvd2[9]; /* dword 1 */
|
|
u8 ctx_valid; /* dword 1 */
|
|
u8 cq_id_send[16]; /* dword 2 */
|
|
u8 rsvd3[16]; /* dword 2 */
|
|
u8 rsvd4[32]; /* dword 3 */
|
|
u8 rsvd5[32]; /* dword 4 */
|
|
u8 rsvd6[32]; /* dword 5 */
|
|
u8 rsvd7[32]; /* dword 6 */
|
|
u8 rsvd8[32]; /* dword 7 */
|
|
u8 rsvd9[32]; /* dword 8 */
|
|
u8 rsvd10[32]; /* dword 9 */
|
|
u8 rsvd11[32]; /* dword 10 */
|
|
u8 rsvd12[32]; /* dword 11 */
|
|
u8 rsvd13[32]; /* dword 12 */
|
|
u8 rsvd14[32]; /* dword 13 */
|
|
u8 rsvd15[32]; /* dword 14 */
|
|
u8 rsvd16[32]; /* dword 15 */
|
|
} __packed;
|
|
|
|
struct be_cmd_req_eth_tx_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 num_pages;
|
|
u8 ulp_num;
|
|
u8 type;
|
|
u8 bound_port;
|
|
u8 context[sizeof(struct amap_tx_context) / 8];
|
|
struct phys_addr pages[8];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_eth_tx_create {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u16 cid;
|
|
u16 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Create RxQ ***************************/
|
|
struct be_cmd_req_eth_rx_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 cq_id;
|
|
u8 frag_size;
|
|
u8 num_pages;
|
|
struct phys_addr pages[2];
|
|
u32 interface_id;
|
|
u16 max_frame_size;
|
|
u16 rsvd0;
|
|
u32 rss_queue;
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_eth_rx_create {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u16 id;
|
|
u8 cpu_id;
|
|
u8 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Q Destroy ***************************/
|
|
/* Type of Queue to be destroyed */
|
|
enum {
|
|
QTYPE_EQ = 1,
|
|
QTYPE_CQ,
|
|
QTYPE_TXQ,
|
|
QTYPE_RXQ,
|
|
QTYPE_MCCQ
|
|
};
|
|
|
|
struct be_cmd_req_q_destroy {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 id;
|
|
u16 bypass_flush; /* valid only for rx q destroy */
|
|
} __packed;
|
|
|
|
/************ I/f Create (it's actually I/f Config Create)**********/
|
|
|
|
/* Capability flags for the i/f */
|
|
enum be_if_flags {
|
|
BE_IF_FLAGS_RSS = 0x4,
|
|
BE_IF_FLAGS_PROMISCUOUS = 0x8,
|
|
BE_IF_FLAGS_BROADCAST = 0x10,
|
|
BE_IF_FLAGS_UNTAGGED = 0x20,
|
|
BE_IF_FLAGS_ULP = 0x40,
|
|
BE_IF_FLAGS_VLAN_PROMISCUOUS = 0x80,
|
|
BE_IF_FLAGS_VLAN = 0x100,
|
|
BE_IF_FLAGS_MCAST_PROMISCUOUS = 0x200,
|
|
BE_IF_FLAGS_PASS_L2_ERRORS = 0x400,
|
|
BE_IF_FLAGS_PASS_L3L4_ERRORS = 0x800
|
|
};
|
|
|
|
/* An RX interface is an object with one or more MAC addresses and
|
|
* filtering capabilities. */
|
|
struct be_cmd_req_if_create {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 version; /* ignore currently */
|
|
u32 capability_flags;
|
|
u32 enable_flags;
|
|
u8 mac_addr[ETH_ALEN];
|
|
u8 rsvd0;
|
|
u8 pmac_invalid; /* if set, don't attach the mac addr to the i/f */
|
|
u32 vlan_tag; /* not used currently */
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_if_create {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 interface_id;
|
|
u32 pmac_id;
|
|
};
|
|
|
|
/****** I/f Destroy(it's actually I/f Config Destroy )**********/
|
|
struct be_cmd_req_if_destroy {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 interface_id;
|
|
};
|
|
|
|
/*************** HW Stats Get **********************************/
|
|
struct be_port_rxf_stats {
|
|
u32 rx_bytes_lsd; /* dword 0*/
|
|
u32 rx_bytes_msd; /* dword 1*/
|
|
u32 rx_total_frames; /* dword 2*/
|
|
u32 rx_unicast_frames; /* dword 3*/
|
|
u32 rx_multicast_frames; /* dword 4*/
|
|
u32 rx_broadcast_frames; /* dword 5*/
|
|
u32 rx_crc_errors; /* dword 6*/
|
|
u32 rx_alignment_symbol_errors; /* dword 7*/
|
|
u32 rx_pause_frames; /* dword 8*/
|
|
u32 rx_control_frames; /* dword 9*/
|
|
u32 rx_in_range_errors; /* dword 10*/
|
|
u32 rx_out_range_errors; /* dword 11*/
|
|
u32 rx_frame_too_long; /* dword 12*/
|
|
u32 rx_address_match_errors; /* dword 13*/
|
|
u32 rx_vlan_mismatch; /* dword 14*/
|
|
u32 rx_dropped_too_small; /* dword 15*/
|
|
u32 rx_dropped_too_short; /* dword 16*/
|
|
u32 rx_dropped_header_too_small; /* dword 17*/
|
|
u32 rx_dropped_tcp_length; /* dword 18*/
|
|
u32 rx_dropped_runt; /* dword 19*/
|
|
u32 rx_64_byte_packets; /* dword 20*/
|
|
u32 rx_65_127_byte_packets; /* dword 21*/
|
|
u32 rx_128_256_byte_packets; /* dword 22*/
|
|
u32 rx_256_511_byte_packets; /* dword 23*/
|
|
u32 rx_512_1023_byte_packets; /* dword 24*/
|
|
u32 rx_1024_1518_byte_packets; /* dword 25*/
|
|
u32 rx_1519_2047_byte_packets; /* dword 26*/
|
|
u32 rx_2048_4095_byte_packets; /* dword 27*/
|
|
u32 rx_4096_8191_byte_packets; /* dword 28*/
|
|
u32 rx_8192_9216_byte_packets; /* dword 29*/
|
|
u32 rx_ip_checksum_errs; /* dword 30*/
|
|
u32 rx_tcp_checksum_errs; /* dword 31*/
|
|
u32 rx_udp_checksum_errs; /* dword 32*/
|
|
u32 rx_non_rss_packets; /* dword 33*/
|
|
u32 rx_ipv4_packets; /* dword 34*/
|
|
u32 rx_ipv6_packets; /* dword 35*/
|
|
u32 rx_ipv4_bytes_lsd; /* dword 36*/
|
|
u32 rx_ipv4_bytes_msd; /* dword 37*/
|
|
u32 rx_ipv6_bytes_lsd; /* dword 38*/
|
|
u32 rx_ipv6_bytes_msd; /* dword 39*/
|
|
u32 rx_chute1_packets; /* dword 40*/
|
|
u32 rx_chute2_packets; /* dword 41*/
|
|
u32 rx_chute3_packets; /* dword 42*/
|
|
u32 rx_management_packets; /* dword 43*/
|
|
u32 rx_switched_unicast_packets; /* dword 44*/
|
|
u32 rx_switched_multicast_packets; /* dword 45*/
|
|
u32 rx_switched_broadcast_packets; /* dword 46*/
|
|
u32 tx_bytes_lsd; /* dword 47*/
|
|
u32 tx_bytes_msd; /* dword 48*/
|
|
u32 tx_unicastframes; /* dword 49*/
|
|
u32 tx_multicastframes; /* dword 50*/
|
|
u32 tx_broadcastframes; /* dword 51*/
|
|
u32 tx_pauseframes; /* dword 52*/
|
|
u32 tx_controlframes; /* dword 53*/
|
|
u32 tx_64_byte_packets; /* dword 54*/
|
|
u32 tx_65_127_byte_packets; /* dword 55*/
|
|
u32 tx_128_256_byte_packets; /* dword 56*/
|
|
u32 tx_256_511_byte_packets; /* dword 57*/
|
|
u32 tx_512_1023_byte_packets; /* dword 58*/
|
|
u32 tx_1024_1518_byte_packets; /* dword 59*/
|
|
u32 tx_1519_2047_byte_packets; /* dword 60*/
|
|
u32 tx_2048_4095_byte_packets; /* dword 61*/
|
|
u32 tx_4096_8191_byte_packets; /* dword 62*/
|
|
u32 tx_8192_9216_byte_packets; /* dword 63*/
|
|
u32 rx_fifo_overflow; /* dword 64*/
|
|
u32 rx_input_fifo_overflow; /* dword 65*/
|
|
};
|
|
|
|
struct be_rxf_stats {
|
|
struct be_port_rxf_stats port[2];
|
|
u32 rx_drops_no_pbuf; /* dword 132*/
|
|
u32 rx_drops_no_txpb; /* dword 133*/
|
|
u32 rx_drops_no_erx_descr; /* dword 134*/
|
|
u32 rx_drops_no_tpre_descr; /* dword 135*/
|
|
u32 management_rx_port_packets; /* dword 136*/
|
|
u32 management_rx_port_bytes; /* dword 137*/
|
|
u32 management_rx_port_pause_frames; /* dword 138*/
|
|
u32 management_rx_port_errors; /* dword 139*/
|
|
u32 management_tx_port_packets; /* dword 140*/
|
|
u32 management_tx_port_bytes; /* dword 141*/
|
|
u32 management_tx_port_pause; /* dword 142*/
|
|
u32 management_rx_port_rxfifo_overflow; /* dword 143*/
|
|
u32 rx_drops_too_many_frags; /* dword 144*/
|
|
u32 rx_drops_invalid_ring; /* dword 145*/
|
|
u32 forwarded_packets; /* dword 146*/
|
|
u32 rx_drops_mtu; /* dword 147*/
|
|
u32 rsvd0[15];
|
|
};
|
|
|
|
struct be_erx_stats {
|
|
u32 rx_drops_no_fragments[44]; /* dwordS 0 to 43*/
|
|
u32 debug_wdma_sent_hold; /* dword 44*/
|
|
u32 debug_wdma_pbfree_sent_hold; /* dword 45*/
|
|
u32 debug_wdma_zerobyte_pbfree_sent_hold; /* dword 46*/
|
|
u32 debug_pmem_pbuf_dealloc; /* dword 47*/
|
|
};
|
|
|
|
struct be_hw_stats {
|
|
struct be_rxf_stats rxf;
|
|
u32 rsvd[48];
|
|
struct be_erx_stats erx;
|
|
};
|
|
|
|
struct be_cmd_req_get_stats {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 rsvd[sizeof(struct be_hw_stats)];
|
|
};
|
|
|
|
struct be_cmd_resp_get_stats {
|
|
struct be_cmd_resp_hdr hdr;
|
|
struct be_hw_stats hw_stats;
|
|
};
|
|
|
|
struct be_cmd_req_vlan_config {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 interface_id;
|
|
u8 promiscuous;
|
|
u8 untagged;
|
|
u8 num_vlan;
|
|
u16 normal_vlan[64];
|
|
} __packed;
|
|
|
|
struct be_cmd_req_promiscuous_config {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 port0_promiscuous;
|
|
u8 port1_promiscuous;
|
|
u16 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Multicast MAC Config *******************/
|
|
#define BE_MAX_MC 64 /* set mcast promisc if > 64 */
|
|
struct macaddr {
|
|
u8 byte[ETH_ALEN];
|
|
};
|
|
|
|
struct be_cmd_req_mcast_mac_config {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 num_mac;
|
|
u8 promiscuous;
|
|
u8 interface_id;
|
|
struct macaddr mac[BE_MAX_MC];
|
|
} __packed;
|
|
|
|
static inline struct be_hw_stats *
|
|
hw_stats_from_cmd(struct be_cmd_resp_get_stats *cmd)
|
|
{
|
|
return &cmd->hw_stats;
|
|
}
|
|
|
|
/******************** Link Status Query *******************/
|
|
struct be_cmd_req_link_status {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 rsvd;
|
|
};
|
|
|
|
enum {
|
|
PHY_LINK_DUPLEX_NONE = 0x0,
|
|
PHY_LINK_DUPLEX_HALF = 0x1,
|
|
PHY_LINK_DUPLEX_FULL = 0x2
|
|
};
|
|
|
|
enum {
|
|
PHY_LINK_SPEED_ZERO = 0x0, /* => No link */
|
|
PHY_LINK_SPEED_10MBPS = 0x1,
|
|
PHY_LINK_SPEED_100MBPS = 0x2,
|
|
PHY_LINK_SPEED_1GBPS = 0x3,
|
|
PHY_LINK_SPEED_10GBPS = 0x4
|
|
};
|
|
|
|
struct be_cmd_resp_link_status {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u8 physical_port;
|
|
u8 mac_duplex;
|
|
u8 mac_speed;
|
|
u8 mac_fault;
|
|
u8 mgmt_mac_duplex;
|
|
u8 mgmt_mac_speed;
|
|
u16 link_speed;
|
|
u32 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Port Identification ***************************/
|
|
/* Identifies the type of port attached to NIC */
|
|
struct be_cmd_req_port_type {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 page_num;
|
|
u32 port;
|
|
};
|
|
|
|
enum {
|
|
TR_PAGE_A0 = 0xa0,
|
|
TR_PAGE_A2 = 0xa2
|
|
};
|
|
|
|
struct be_cmd_resp_port_type {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 page_num;
|
|
u32 port;
|
|
struct data {
|
|
u8 identifier;
|
|
u8 identifier_ext;
|
|
u8 connector;
|
|
u8 transceiver[8];
|
|
u8 rsvd0[3];
|
|
u8 length_km;
|
|
u8 length_hm;
|
|
u8 length_om1;
|
|
u8 length_om2;
|
|
u8 length_cu;
|
|
u8 length_cu_m;
|
|
u8 vendor_name[16];
|
|
u8 rsvd;
|
|
u8 vendor_oui[3];
|
|
u8 vendor_pn[16];
|
|
u8 vendor_rev[4];
|
|
} data;
|
|
};
|
|
|
|
/******************** Get FW Version *******************/
|
|
struct be_cmd_req_get_fw_version {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 rsvd0[FW_VER_LEN];
|
|
u8 rsvd1[FW_VER_LEN];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_get_fw_version {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u8 firmware_version_string[FW_VER_LEN];
|
|
u8 fw_on_flash_version_string[FW_VER_LEN];
|
|
} __packed;
|
|
|
|
/******************** Set Flow Contrl *******************/
|
|
struct be_cmd_req_set_flow_control {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 tx_flow_control;
|
|
u16 rx_flow_control;
|
|
} __packed;
|
|
|
|
/******************** Get Flow Contrl *******************/
|
|
struct be_cmd_req_get_flow_control {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 rsvd;
|
|
};
|
|
|
|
struct be_cmd_resp_get_flow_control {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u16 tx_flow_control;
|
|
u16 rx_flow_control;
|
|
} __packed;
|
|
|
|
/******************** Modify EQ Delay *******************/
|
|
struct be_cmd_req_modify_eq_delay {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 num_eq;
|
|
struct {
|
|
u32 eq_id;
|
|
u32 phase;
|
|
u32 delay_multiplier;
|
|
} delay[8];
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_modify_eq_delay {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 rsvd0;
|
|
} __packed;
|
|
|
|
/******************** Get FW Config *******************/
|
|
struct be_cmd_req_query_fw_cfg {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 rsvd[30];
|
|
};
|
|
|
|
struct be_cmd_resp_query_fw_cfg {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 be_config_number;
|
|
u32 asic_revision;
|
|
u32 phys_port;
|
|
u32 function_mode;
|
|
u32 rsvd[26];
|
|
};
|
|
|
|
/******************** Port Beacon ***************************/
|
|
|
|
#define BEACON_STATE_ENABLED 0x1
|
|
#define BEACON_STATE_DISABLED 0x0
|
|
|
|
struct be_cmd_req_enable_disable_beacon {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 port_num;
|
|
u8 beacon_state;
|
|
u8 beacon_duration;
|
|
u8 status_duration;
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_enable_disable_beacon {
|
|
struct be_cmd_resp_hdr resp_hdr;
|
|
u32 rsvd0;
|
|
} __packed;
|
|
|
|
struct be_cmd_req_get_beacon_state {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 port_num;
|
|
u8 rsvd0;
|
|
u16 rsvd1;
|
|
} __packed;
|
|
|
|
struct be_cmd_resp_get_beacon_state {
|
|
struct be_cmd_resp_hdr resp_hdr;
|
|
u8 beacon_state;
|
|
u8 rsvd0[3];
|
|
} __packed;
|
|
|
|
/****************** Firmware Flash ******************/
|
|
struct flashrom_params {
|
|
u32 op_code;
|
|
u32 op_type;
|
|
u32 data_buf_size;
|
|
u32 offset;
|
|
u8 data_buf[4];
|
|
};
|
|
|
|
struct be_cmd_write_flashrom {
|
|
struct be_cmd_req_hdr hdr;
|
|
struct flashrom_params params;
|
|
};
|
|
|
|
/************************ WOL *******************************/
|
|
struct be_cmd_req_acpi_wol_magic_config{
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 rsvd0[145];
|
|
u8 magic_mac[6];
|
|
u8 rsvd2[2];
|
|
} __packed;
|
|
|
|
/********************** LoopBack test *********************/
|
|
struct be_cmd_req_loopback_test {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 loopback_type;
|
|
u32 num_pkts;
|
|
u64 pattern;
|
|
u32 src_port;
|
|
u32 dest_port;
|
|
u32 pkt_size;
|
|
};
|
|
|
|
struct be_cmd_resp_loopback_test {
|
|
struct be_cmd_resp_hdr resp_hdr;
|
|
u32 status;
|
|
u32 num_txfer;
|
|
u32 num_rx;
|
|
u32 miscomp_off;
|
|
u32 ticks_compl;
|
|
};
|
|
|
|
struct be_cmd_req_set_lmode {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 src_port;
|
|
u8 dest_port;
|
|
u8 loopback_type;
|
|
u8 loopback_state;
|
|
};
|
|
|
|
struct be_cmd_resp_set_lmode {
|
|
struct be_cmd_resp_hdr resp_hdr;
|
|
u8 rsvd0[4];
|
|
};
|
|
|
|
/********************** DDR DMA test *********************/
|
|
struct be_cmd_req_ddrdma_test {
|
|
struct be_cmd_req_hdr hdr;
|
|
u64 pattern;
|
|
u32 byte_count;
|
|
u32 rsvd0;
|
|
u8 snd_buff[4096];
|
|
u8 rsvd1[4096];
|
|
};
|
|
|
|
struct be_cmd_resp_ddrdma_test {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u64 pattern;
|
|
u32 byte_cnt;
|
|
u32 snd_err;
|
|
u8 rsvd0[4096];
|
|
u8 rcv_buff[4096];
|
|
};
|
|
|
|
/*********************** SEEPROM Read ***********************/
|
|
|
|
#define BE_READ_SEEPROM_LEN 1024
|
|
struct be_cmd_req_seeprom_read {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 rsvd0[BE_READ_SEEPROM_LEN];
|
|
};
|
|
|
|
struct be_cmd_resp_seeprom_read {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 seeprom_data[BE_READ_SEEPROM_LEN];
|
|
};
|
|
|
|
enum {
|
|
PHY_TYPE_CX4_10GB = 0,
|
|
PHY_TYPE_XFP_10GB,
|
|
PHY_TYPE_SFP_1GB,
|
|
PHY_TYPE_SFP_PLUS_10GB,
|
|
PHY_TYPE_KR_10GB,
|
|
PHY_TYPE_KX4_10GB,
|
|
PHY_TYPE_BASET_10GB,
|
|
PHY_TYPE_BASET_1GB,
|
|
PHY_TYPE_DISABLED = 255
|
|
};
|
|
|
|
struct be_cmd_req_get_phy_info {
|
|
struct be_cmd_req_hdr hdr;
|
|
u8 rsvd0[24];
|
|
};
|
|
struct be_cmd_resp_get_phy_info {
|
|
struct be_cmd_req_hdr hdr;
|
|
u16 phy_type;
|
|
u16 interface_type;
|
|
u32 misc_params;
|
|
u32 future_use[4];
|
|
};
|
|
|
|
/*********************** Set QOS ***********************/
|
|
|
|
#define BE_QOS_BITS_NIC 1
|
|
|
|
struct be_cmd_req_set_qos {
|
|
struct be_cmd_req_hdr hdr;
|
|
u32 valid_bits;
|
|
u32 max_bps_nic;
|
|
u32 rsvd[7];
|
|
};
|
|
|
|
struct be_cmd_resp_set_qos {
|
|
struct be_cmd_resp_hdr hdr;
|
|
u32 rsvd;
|
|
};
|
|
|
|
extern int be_pci_fnum_get(struct be_adapter *adapter);
|
|
extern int be_cmd_POST(struct be_adapter *adapter);
|
|
extern int be_cmd_mac_addr_query(struct be_adapter *adapter, u8 *mac_addr,
|
|
u8 type, bool permanent, u32 if_handle);
|
|
extern int be_cmd_pmac_add(struct be_adapter *adapter, u8 *mac_addr,
|
|
u32 if_id, u32 *pmac_id);
|
|
extern int be_cmd_pmac_del(struct be_adapter *adapter, u32 if_id, u32 pmac_id);
|
|
extern int be_cmd_if_create(struct be_adapter *adapter, u32 cap_flags,
|
|
u32 en_flags, u8 *mac, bool pmac_invalid,
|
|
u32 *if_handle, u32 *pmac_id, u32 domain);
|
|
extern int be_cmd_if_destroy(struct be_adapter *adapter, u32 if_handle);
|
|
extern int be_cmd_eq_create(struct be_adapter *adapter,
|
|
struct be_queue_info *eq, int eq_delay);
|
|
extern int be_cmd_cq_create(struct be_adapter *adapter,
|
|
struct be_queue_info *cq, struct be_queue_info *eq,
|
|
bool sol_evts, bool no_delay,
|
|
int num_cqe_dma_coalesce);
|
|
extern int be_cmd_mccq_create(struct be_adapter *adapter,
|
|
struct be_queue_info *mccq,
|
|
struct be_queue_info *cq);
|
|
extern int be_cmd_txq_create(struct be_adapter *adapter,
|
|
struct be_queue_info *txq,
|
|
struct be_queue_info *cq);
|
|
extern int be_cmd_rxq_create(struct be_adapter *adapter,
|
|
struct be_queue_info *rxq, u16 cq_id,
|
|
u16 frag_size, u16 max_frame_size, u32 if_id,
|
|
u32 rss);
|
|
extern int be_cmd_q_destroy(struct be_adapter *adapter, struct be_queue_info *q,
|
|
int type);
|
|
extern int be_cmd_link_status_query(struct be_adapter *adapter,
|
|
bool *link_up, u8 *mac_speed, u16 *link_speed);
|
|
extern int be_cmd_reset(struct be_adapter *adapter);
|
|
extern int be_cmd_get_stats(struct be_adapter *adapter,
|
|
struct be_dma_mem *nonemb_cmd);
|
|
extern int be_cmd_get_fw_ver(struct be_adapter *adapter, char *fw_ver);
|
|
|
|
extern int be_cmd_modify_eqd(struct be_adapter *adapter, u32 eq_id, u32 eqd);
|
|
extern int be_cmd_vlan_config(struct be_adapter *adapter, u32 if_id,
|
|
u16 *vtag_array, u32 num, bool untagged,
|
|
bool promiscuous);
|
|
extern int be_cmd_promiscuous_config(struct be_adapter *adapter,
|
|
u8 port_num, bool en);
|
|
extern int be_cmd_multicast_set(struct be_adapter *adapter, u32 if_id,
|
|
struct net_device *netdev, struct be_dma_mem *mem);
|
|
extern int be_cmd_set_flow_control(struct be_adapter *adapter,
|
|
u32 tx_fc, u32 rx_fc);
|
|
extern int be_cmd_get_flow_control(struct be_adapter *adapter,
|
|
u32 *tx_fc, u32 *rx_fc);
|
|
extern int be_cmd_query_fw_cfg(struct be_adapter *adapter,
|
|
u32 *port_num, u32 *cap);
|
|
extern int be_cmd_reset_function(struct be_adapter *adapter);
|
|
extern int be_process_mcc(struct be_adapter *adapter, int *status);
|
|
extern int be_cmd_set_beacon_state(struct be_adapter *adapter,
|
|
u8 port_num, u8 beacon, u8 status, u8 state);
|
|
extern int be_cmd_get_beacon_state(struct be_adapter *adapter,
|
|
u8 port_num, u32 *state);
|
|
extern int be_cmd_read_port_type(struct be_adapter *adapter, u32 port,
|
|
u8 *connector);
|
|
extern int be_cmd_write_flashrom(struct be_adapter *adapter,
|
|
struct be_dma_mem *cmd, u32 flash_oper,
|
|
u32 flash_opcode, u32 buf_size);
|
|
int be_cmd_get_flash_crc(struct be_adapter *adapter, u8 *flashed_crc,
|
|
int offset);
|
|
extern int be_cmd_enable_magic_wol(struct be_adapter *adapter, u8 *mac,
|
|
struct be_dma_mem *nonemb_cmd);
|
|
extern int be_cmd_fw_init(struct be_adapter *adapter);
|
|
extern int be_cmd_fw_clean(struct be_adapter *adapter);
|
|
extern void be_async_mcc_enable(struct be_adapter *adapter);
|
|
extern void be_async_mcc_disable(struct be_adapter *adapter);
|
|
extern int be_cmd_loopback_test(struct be_adapter *adapter, u32 port_num,
|
|
u32 loopback_type, u32 pkt_size,
|
|
u32 num_pkts, u64 pattern);
|
|
extern int be_cmd_ddr_dma_test(struct be_adapter *adapter, u64 pattern,
|
|
u32 byte_cnt, struct be_dma_mem *cmd);
|
|
extern int be_cmd_get_seeprom_data(struct be_adapter *adapter,
|
|
struct be_dma_mem *nonemb_cmd);
|
|
extern int be_cmd_set_loopback(struct be_adapter *adapter, u8 port_num,
|
|
u8 loopback_type, u8 enable);
|
|
extern int be_cmd_get_phy_info(struct be_adapter *adapter,
|
|
struct be_dma_mem *cmd);
|
|
extern int be_cmd_set_qos(struct be_adapter *adapter, u32 bps, u32 domain);
|
|
extern void be_detect_dump_ue(struct be_adapter *adapter);
|
|
|