940f6b48a1
In particular as-is it's not suited for multicore and mutiprocessors systems where there is on guarantee that the counter are synchronized or running from the same clock at all. This broke Sibyte and probably others since the "[MIPS] Handle R4000/R4400 mfc0 from count register." commit. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
54 lines
1.1 KiB
Text
54 lines
1.1 KiB
Text
choice
|
|
prompt "PMC-Sierra MSP SOC type"
|
|
depends on PMC_MSP
|
|
|
|
config PMC_MSP4200_EVAL
|
|
bool "PMC-Sierra MSP4200 Eval Board"
|
|
select CEVT_R4K
|
|
select CSRC_R4K
|
|
select IRQ_MSP_SLP
|
|
select HW_HAS_PCI
|
|
|
|
config PMC_MSP4200_GW
|
|
bool "PMC-Sierra MSP4200 VoIP Gateway"
|
|
select CEVT_R4K
|
|
select CSRC_R4K
|
|
select IRQ_MSP_SLP
|
|
select HW_HAS_PCI
|
|
|
|
config PMC_MSP7120_EVAL
|
|
bool "PMC-Sierra MSP7120 Eval Board"
|
|
select SYS_SUPPORTS_MULTITHREADING
|
|
select IRQ_MSP_CIC
|
|
select HW_HAS_PCI
|
|
|
|
config PMC_MSP7120_GW
|
|
bool "PMC-Sierra MSP7120 Residential Gateway"
|
|
select SYS_SUPPORTS_MULTITHREADING
|
|
select IRQ_MSP_CIC
|
|
select HW_HAS_PCI
|
|
|
|
config PMC_MSP7120_FPGA
|
|
bool "PMC-Sierra MSP7120 FPGA"
|
|
select SYS_SUPPORTS_MULTITHREADING
|
|
select IRQ_MSP_CIC
|
|
select HW_HAS_PCI
|
|
|
|
endchoice
|
|
|
|
menu "Options for PMC-Sierra MSP chipsets"
|
|
depends on PMC_MSP
|
|
|
|
config PMC_MSP_EMBEDDED_ROOTFS
|
|
bool "Root filesystem embedded in kernel image"
|
|
select MTD
|
|
select MTD_BLOCK
|
|
select MTD_PMC_MSP_RAMROOT
|
|
select MTD_RAM
|
|
|
|
endmenu
|
|
|
|
config HYPERTRANSPORT
|
|
bool "Hypertransport Support for PMC-Sierra Yosemite"
|
|
depends on PMC_YOSEMITE
|