This repository has been archived on 2022-02-17. You can view files and clone it, but cannot push or open issues or pull requests.

Jack Morgenstein 6e694ea33e IB/mlx4: Fix data corruption triggered by wrong headroom marking order ... This is an addendum to commit 0e6e7416 ("IB/mlx4: Handle new FW requirement for send request prefetching"). We also need to handle prefetch marking properly for S/G segments, or else the HCA may end up processing S/G segments that are not fully written and end up sending the wrong data. This can actually cause data corruption in practice, especially on systems with relatively slow CPUs (where the HCA is more likely to prefetch while the CPU is in the middle of writing a work request into memory). We write S/G segments in reverse order into the WQE, in order to guarantee that the first dword of all cachelines containing S/G segments is written last (overwriting the headroom invalidation pattern). The entire cacheline will thus contain valid data when the invalidation pattern is overwritten. Signed-off-by: Jack Morgenstein <jackm@dev.mellanox.co.il> Signed-off-by: Roland Dreier <rolandd@cisco.com>		2007-09-23 13:03:22 -07:00
..
amso1100	RDMA/amso1100: Initialize the wait_queue_head_t in the c2_qp structure	2007-07-28 08:06:40 -07:00
cxgb3	cxgb3 - Fix dev->priv usage	2007-08-31 07:29:08 -04:00
ehca	IB/ehca: SRQ fixes to enable IPoIB CM	2007-08-31 13:58:04 -07:00
ipath	Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/roland/infiniband	2007-07-30 16:36:33 -07:00
mlx4	IB/mlx4: Fix data corruption triggered by wrong headroom marking order	2007-09-23 13:03:22 -07:00
mthca	IB/mthca: Change command token on timeout	2007-07-20 21:19:43 -07:00