e090d506c3
This patch adds a new MFD driver for the RDC321x southbridge. This southbridge is always present in the RDC321x System-on-a-Chip and provides access to some GPIOs as well as a watchdog. Access to these two functions is done using the southbridge PCI device configuration space. Signed-off-by: Florian Fainelli <florian@openwrt.org> Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
27 lines
552 B
C
27 lines
552 B
C
#ifndef __RDC321X_MFD_H
|
|
#define __RDC321X_MFD_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/pci.h>
|
|
|
|
/* Offsets to be accessed in the southbridge PCI
|
|
* device configuration register */
|
|
#define RDC321X_WDT_CTRL 0x44
|
|
#define RDC321X_GPIO_CTRL_REG1 0x48
|
|
#define RDC321X_GPIO_DATA_REG1 0x4c
|
|
#define RDC321X_GPIO_CTRL_REG2 0x84
|
|
#define RDC321X_GPIO_DATA_REG2 0x88
|
|
|
|
#define RDC321X_MAX_GPIO 58
|
|
|
|
struct rdc321x_gpio_pdata {
|
|
struct pci_dev *sb_pdev;
|
|
unsigned max_gpios;
|
|
};
|
|
|
|
struct rdc321x_wdt_pdata {
|
|
struct pci_dev *sb_pdev;
|
|
};
|
|
|
|
#endif /* __RDC321X_MFD_H */
|