73180f85f4
Now that we have a shared API between the DB8500 and DB5500 PRCMU's, switch to using this neutral API instead. We delete the parts of db8500-prcmu.h that is now PRCMU-neutral, and calls will be diverted to respective driver. Common registers are in dbx500-prcmu-regs.h and common accessors and defines in <linux/mfd/dbx500-prcmu.h> This way we get a a lot more abstraction and code reuse. Signed-off-by: Mattias Nilsson <mattias.i.nilsson@stericsson.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
120 lines
2.7 KiB
C
120 lines
2.7 KiB
C
/*
|
|
* Copyright (C) ST-Ericsson SA 2010
|
|
*
|
|
* License Terms: GNU General Public License v2
|
|
*
|
|
* U5500 PRCMU API.
|
|
*/
|
|
#ifndef __MFD_DB5500_PRCMU_H
|
|
#define __MFD_DB5500_PRCMU_H
|
|
|
|
#ifdef CONFIG_MFD_DB5500_PRCMU
|
|
|
|
void db5500_prcmu_early_init(void);
|
|
int db5500_prcmu_set_epod(u16 epod_id, u8 epod_state);
|
|
int db5500_prcmu_set_display_clocks(void);
|
|
int db5500_prcmu_disable_dsipll(void);
|
|
int db5500_prcmu_enable_dsipll(void);
|
|
int db5500_prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size);
|
|
int db5500_prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size);
|
|
void db5500_prcmu_enable_wakeups(u32 wakeups);
|
|
int db5500_prcmu_request_clock(u8 clock, bool enable);
|
|
void db5500_prcmu_config_abb_event_readout(u32 abb_events);
|
|
void db5500_prcmu_get_abb_event_buffer(void __iomem **buf);
|
|
int prcmu_resetout(u8 resoutn, u8 state);
|
|
int db5500_prcmu_set_power_state(u8 state, bool keep_ulp_clk,
|
|
bool keep_ap_pll);
|
|
int db5500_prcmu_config_esram0_deep_sleep(u8 state);
|
|
void db5500_prcmu_system_reset(u16 reset_code);
|
|
u16 db5500_prcmu_get_reset_code(void);
|
|
bool db5500_prcmu_is_ac_wake_requested(void);
|
|
int db5500_prcmu_set_arm_opp(u8 opp);
|
|
int db5500_prcmu_get_arm_opp(void);
|
|
|
|
#else /* !CONFIG_UX500_SOC_DB5500 */
|
|
|
|
static inline void db5500_prcmu_early_init(void) {}
|
|
|
|
static inline int db5500_prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size)
|
|
{
|
|
return -ENOSYS;
|
|
}
|
|
|
|
static inline int db5500_prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size)
|
|
{
|
|
return -ENOSYS;
|
|
}
|
|
|
|
static inline int db5500_prcmu_request_clock(u8 clock, bool enable)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_set_display_clocks(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_disable_dsipll(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_enable_dsipll(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_config_esram0_deep_sleep(u8 state)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void db5500_prcmu_enable_wakeups(u32 wakeups) {}
|
|
|
|
static inline int prcmu_resetout(u8 resoutn, u8 state)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_set_epod(u16 epod_id, u8 epod_state)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void db5500_prcmu_get_abb_event_buffer(void __iomem **buf) {}
|
|
static inline void db5500_prcmu_config_abb_event_readout(u32 abb_events) {}
|
|
|
|
static inline int db5500_prcmu_set_power_state(u8 state, bool keep_ulp_clk,
|
|
bool keep_ap_pll)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline void db5500_prcmu_system_reset(u16 reset_code) {}
|
|
|
|
static inline u16 db5500_prcmu_get_reset_code(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline bool db5500_prcmu_is_ac_wake_requested(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_set_arm_opp(u8 opp)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int db5500_prcmu_get_arm_opp(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
|
|
#endif /* CONFIG_MFD_DB5500_PRCMU */
|
|
|
|
#endif /* __MFD_DB5500_PRCMU_H */
|