This repository has been archived on 2022-02-17. You can view files and clone it, but cannot push or open issues or pull requests.

Vladimir Zapolskiy fcde2bf0b9 staging: tidspbridge: MMU2 registers are limited to 32-bit data access ... According to OMAP3 TRM access to MMU registers shall be strictly 32-bit aligned. Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> Acked-by: Omar Ramirez Luna <omar.ramirez@ti.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>		2011-10-19 13:42:49 -07:00
..
EasiGlobal.h
hw_defs.h
hw_mmu.c	staging: tidspbridge: MMU2 registers are limited to 32-bit data access	2011-10-19 13:42:49 -07:00
hw_mmu.h
MMUAccInt.h
MMURegAcM.h