Staging: rtl8187se: r8185b_init.c: Fixed spacing
Removed unnecessary tabs, spaces, and blank lines. Signed-off-by: Andrew Miller <amiller@amilx.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
0034102808
commit
9af7e27dd7
1 changed files with 343 additions and 362 deletions
|
@ -98,7 +98,6 @@ static u8 OFDM_CONFIG[] = {
|
||||||
/* OFDM reg0x06[7:0]=0xFF: Enable power saving mode in RX */
|
/* OFDM reg0x06[7:0]=0xFF: Enable power saving mode in RX */
|
||||||
/* OFDM reg0x3C[4]=1'b1: Enable RX power saving mode */
|
/* OFDM reg0x3C[4]=1'b1: Enable RX power saving mode */
|
||||||
/* ofdm 0x3a = 0x7b ,(original : 0xfb) For ECS shielding room TP test */
|
/* ofdm 0x3a = 0x7b ,(original : 0xfb) For ECS shielding room TP test */
|
||||||
|
|
||||||
/* 0x00 */
|
/* 0x00 */
|
||||||
0x10, 0x0F, 0x0A, 0x0C, 0x14, 0xFA, 0xFF, 0x50,
|
0x10, 0x0F, 0x0A, 0x0C, 0x14, 0xFA, 0xFF, 0x50,
|
||||||
0x00, 0x50, 0x00, 0x00, 0x00, 0x5C, 0x00, 0x00,
|
0x00, 0x50, 0x00, 0x00, 0x00, 0x5C, 0x00, 0x00,
|
||||||
|
@ -551,13 +550,9 @@ ZEBRA_Config_85BASIC_HardCode(
|
||||||
/* Page0 : reg0-reg15 */
|
/* Page0 : reg0-reg15 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x00, 0x009f); mdelay(1);/* 1 */
|
RF_WriteReg(dev, 0x00, 0x009f); mdelay(1);/* 1 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x01, 0x06e0); mdelay(1);
|
RF_WriteReg(dev, 0x01, 0x06e0); mdelay(1);
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x02, 0x004d); mdelay(1);/* 2 */
|
RF_WriteReg(dev, 0x02, 0x004d); mdelay(1);/* 2 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x03, 0x07f1); mdelay(1);/* 3 */
|
RF_WriteReg(dev, 0x03, 0x07f1); mdelay(1);/* 3 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x04, 0x0975); mdelay(1);
|
RF_WriteReg(dev, 0x04, 0x0975); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x05, 0x0c72); mdelay(1);
|
RF_WriteReg(dev, 0x05, 0x0c72); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x06, 0x0ae6); mdelay(1);
|
RF_WriteReg(dev, 0x06, 0x0ae6); mdelay(1);
|
||||||
|
@ -571,17 +566,12 @@ ZEBRA_Config_85BASIC_HardCode(
|
||||||
RF_WriteReg(dev, 0x0e, 0x0020); mdelay(1);
|
RF_WriteReg(dev, 0x0e, 0x0020); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x0f, 0x0990); mdelay(1);
|
RF_WriteReg(dev, 0x0f, 0x0990); mdelay(1);
|
||||||
|
|
||||||
|
|
||||||
/* Page1 : reg16-reg30 */
|
/* Page1 : reg16-reg30 */
|
||||||
RF_WriteReg(dev, 0x00, 0x013f); mdelay(1);
|
RF_WriteReg(dev, 0x00, 0x013f); mdelay(1);
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x03, 0x0806); mdelay(1);
|
RF_WriteReg(dev, 0x03, 0x0806); mdelay(1);
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x04, 0x03a7); mdelay(1);
|
RF_WriteReg(dev, 0x04, 0x03a7); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x05, 0x059b); mdelay(1);
|
RF_WriteReg(dev, 0x05, 0x059b); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x06, 0x0081); mdelay(1);
|
RF_WriteReg(dev, 0x06, 0x0081); mdelay(1);
|
||||||
|
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x07, 0x01A0); mdelay(1);
|
RF_WriteReg(dev, 0x07, 0x01A0); mdelay(1);
|
||||||
/* Don't write RF23/RF24 to make a difference between 87S C cut and D cut. asked by SD3 stevenl. */
|
/* Don't write RF23/RF24 to make a difference between 87S C cut and D cut. asked by SD3 stevenl. */
|
||||||
RF_WriteReg(dev, 0x0a, 0x0001); mdelay(1);
|
RF_WriteReg(dev, 0x0a, 0x0001); mdelay(1);
|
||||||
|
@ -598,11 +588,10 @@ ZEBRA_Config_85BASIC_HardCode(
|
||||||
}
|
}
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x0f, 0x0acc); mdelay(1);
|
RF_WriteReg(dev, 0x0f, 0x0acc); mdelay(1);
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x00, 0x01d7); mdelay(1); /* 6 */
|
RF_WriteReg(dev, 0x00, 0x01d7); mdelay(1); /* 6 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x03, 0x0e00); mdelay(1);
|
RF_WriteReg(dev, 0x03, 0x0e00); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x04, 0x0e50); mdelay(1);
|
RF_WriteReg(dev, 0x04, 0x0e50); mdelay(1);
|
||||||
|
|
||||||
for (i = 0; i <= 36; i++) {
|
for (i = 0; i <= 36; i++) {
|
||||||
RF_WriteReg(dev, 0x01, i); mdelay(1);
|
RF_WriteReg(dev, 0x01, i); mdelay(1);
|
||||||
RF_WriteReg(dev, 0x02, ZEBRA_RF_RX_GAIN_TABLE[i]); mdelay(1);
|
RF_WriteReg(dev, 0x02, ZEBRA_RF_RX_GAIN_TABLE[i]); mdelay(1);
|
||||||
|
@ -610,7 +599,6 @@ ZEBRA_Config_85BASIC_HardCode(
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x05, 0x0203); mdelay(1); /* 203, 343 */
|
RF_WriteReg(dev, 0x05, 0x0203); mdelay(1); /* 203, 343 */
|
||||||
RF_WriteReg(dev, 0x06, 0x0200); mdelay(1); /* 400 */
|
RF_WriteReg(dev, 0x06, 0x0200); mdelay(1); /* 400 */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x00, 0x0137); mdelay(1); /* switch to reg16-reg30, and HSSI disable 137 */
|
RF_WriteReg(dev, 0x00, 0x0137); mdelay(1); /* switch to reg16-reg30, and HSSI disable 137 */
|
||||||
mdelay(10); /* Deay 10 ms. */ /* 0xfd */
|
mdelay(10); /* Deay 10 ms. */ /* 0xfd */
|
||||||
|
|
||||||
|
@ -669,7 +657,6 @@ ZEBRA_Config_85BASIC_HardCode(
|
||||||
RF_WriteReg(dev, 0x00, 0x0197); mdelay(1); /* Rx mode*/ /*+edward */
|
RF_WriteReg(dev, 0x00, 0x0197); mdelay(1); /* Rx mode*/ /*+edward */
|
||||||
RF_WriteReg(dev, 0x05, 0x05ab); mdelay(1); /* Rx mode*/ /*+edward */
|
RF_WriteReg(dev, 0x05, 0x05ab); mdelay(1); /* Rx mode*/ /*+edward */
|
||||||
RF_WriteReg(dev, 0x00, 0x009f); mdelay(1); /* Rx mode*/ /*+edward */
|
RF_WriteReg(dev, 0x00, 0x009f); mdelay(1); /* Rx mode*/ /*+edward */
|
||||||
|
|
||||||
RF_WriteReg(dev, 0x01, 0x0000); mdelay(1); /* Rx mode*/ /*+edward */
|
RF_WriteReg(dev, 0x01, 0x0000); mdelay(1); /* Rx mode*/ /*+edward */
|
||||||
RF_WriteReg(dev, 0x02, 0x0000); mdelay(1); /* Rx mode*/ /*+edward */
|
RF_WriteReg(dev, 0x02, 0x0000); mdelay(1); /* Rx mode*/ /*+edward */
|
||||||
/* power save parameters. */
|
/* power save parameters. */
|
||||||
|
@ -952,7 +939,6 @@ MacConfig_85BASIC_HardCode(
|
||||||
============================================================================
|
============================================================================
|
||||||
*/
|
*/
|
||||||
int nLinesRead = 0;
|
int nLinesRead = 0;
|
||||||
|
|
||||||
u32 u4bRegOffset, u4bRegValue, u4bPageIndex = 0;
|
u32 u4bRegOffset, u4bRegValue, u4bPageIndex = 0;
|
||||||
int i;
|
int i;
|
||||||
|
|
||||||
|
@ -964,7 +950,6 @@ MacConfig_85BASIC_HardCode(
|
||||||
|
|
||||||
if (u4bRegOffset == 0x5e)
|
if (u4bRegOffset == 0x5e)
|
||||||
u4bPageIndex = u4bRegValue;
|
u4bPageIndex = u4bRegValue;
|
||||||
|
|
||||||
else
|
else
|
||||||
u4bRegOffset |= (u4bPageIndex << 8);
|
u4bRegOffset |= (u4bPageIndex << 8);
|
||||||
|
|
||||||
|
@ -1300,14 +1285,11 @@ MlmeDisassociateRequest(
|
||||||
/* ShuChen TODO: What to do when disassociate. */
|
/* ShuChen TODO: What to do when disassociate. */
|
||||||
DrvIFIndicateDisassociation(dev, unspec_reason);
|
DrvIFIndicateDisassociation(dev, unspec_reason);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
for (i = 0; i < 6; i++)
|
for (i = 0; i < 6; i++)
|
||||||
priv->ieee80211->current_network.bssid[i] = 0x22;
|
priv->ieee80211->current_network.bssid[i] = 0x22;
|
||||||
|
|
||||||
ieee80211_disassociate(priv->ieee80211);
|
ieee80211_disassociate(priv->ieee80211);
|
||||||
}
|
}
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
void
|
void
|
||||||
|
@ -1469,7 +1451,6 @@ MgntActSet_RF_State(
|
||||||
because we do NOT need to set ssid to dummy ones.
|
because we do NOT need to set ssid to dummy ones.
|
||||||
*/
|
*/
|
||||||
MgntDisconnect(dev, disas_lv_ss);
|
MgntDisconnect(dev, disas_lv_ss);
|
||||||
|
|
||||||
/* Clear content of bssDesc[] and bssDesc4Query[] to avoid reporting old bss to UI. */
|
/* Clear content of bssDesc[] and bssDesc4Query[] to avoid reporting old bss to UI. */
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Reference in a new issue