ARM: 5964/1: ux500: support clock gating
Implement clock gating support for the u8500 clocks. Acked-by: Linus Walleij <linus.walleij@stericsson.com> Acked-by: Srinidhi Kasagar <srinidhi.kasagar@stericsson.com> Signed-off-by: Rabin Vincent <rabin.vincent@stericsson.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
Rabin Vincent
Russell King
parent
75a36ee01e
commit
1df20afce5
|
|
@ -94,7 +94,7 @@ static struct pl022_ssp_controller ssp0_platform_data = {
|
|||
static struct amba_device pl022_device = {
|
||||
.dev = {
|
||||
.coherent_dma_mask = ~0,
|
||||
.init_name = "pl022",
|
||||
.init_name = "ssp0",
|
||||
.platform_data = &ssp0_platform_data,
|
||||
},
|
||||
.res = {
|
||||
|
|
|
|||
|
|
@ -1,6 +1,6 @@
|
|||
/*
|
||||
* Copyright (C) 2009 ST-Ericsson
|
||||
* heavily based on realview platform
|
||||
* Copyright (C) 2009 STMicroelectronics
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
|
|
@ -12,33 +12,130 @@
|
|||
#include <linux/errno.h>
|
||||
#include <linux/err.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/mutex.h>
|
||||
#include <linux/io.h>
|
||||
|
||||
#include <asm/clkdev.h>
|
||||
|
||||
/* currently the clk structure
|
||||
* just supports rate. This would
|
||||
* be extended as and when new devices are
|
||||
* added - TODO
|
||||
*/
|
||||
struct clk {
|
||||
unsigned long rate;
|
||||
};
|
||||
#include <mach/hardware.h>
|
||||
#include "clock.h"
|
||||
|
||||
#define PRCC_PCKEN 0x00
|
||||
#define PRCC_PCKDIS 0x04
|
||||
#define PRCC_KCKEN 0x08
|
||||
#define PRCC_KCKDIS 0x0C
|
||||
|
||||
#define PRCM_YYCLKEN0_MGT_SET 0x510
|
||||
#define PRCM_YYCLKEN1_MGT_SET 0x514
|
||||
#define PRCM_YYCLKEN0_MGT_CLR 0x518
|
||||
#define PRCM_YYCLKEN1_MGT_CLR 0x51C
|
||||
#define PRCM_YYCLKEN0_MGT_VAL 0x520
|
||||
#define PRCM_YYCLKEN1_MGT_VAL 0x524
|
||||
|
||||
#define PRCM_SVAMMDSPCLK_MGT 0x008
|
||||
#define PRCM_SIAMMDSPCLK_MGT 0x00C
|
||||
#define PRCM_SGACLK_MGT 0x014
|
||||
#define PRCM_UARTCLK_MGT 0x018
|
||||
#define PRCM_MSP02CLK_MGT 0x01C
|
||||
#define PRCM_MSP1CLK_MGT 0x288
|
||||
#define PRCM_I2CCLK_MGT 0x020
|
||||
#define PRCM_SDMMCCLK_MGT 0x024
|
||||
#define PRCM_SLIMCLK_MGT 0x028
|
||||
#define PRCM_PER1CLK_MGT 0x02C
|
||||
#define PRCM_PER2CLK_MGT 0x030
|
||||
#define PRCM_PER3CLK_MGT 0x034
|
||||
#define PRCM_PER5CLK_MGT 0x038
|
||||
#define PRCM_PER6CLK_MGT 0x03C
|
||||
#define PRCM_PER7CLK_MGT 0x040
|
||||
#define PRCM_LCDCLK_MGT 0x044
|
||||
#define PRCM_BMLCLK_MGT 0x04C
|
||||
#define PRCM_HSITXCLK_MGT 0x050
|
||||
#define PRCM_HSIRXCLK_MGT 0x054
|
||||
#define PRCM_HDMICLK_MGT 0x058
|
||||
#define PRCM_APEATCLK_MGT 0x05C
|
||||
#define PRCM_APETRACECLK_MGT 0x060
|
||||
#define PRCM_MCDECLK_MGT 0x064
|
||||
#define PRCM_IPI2CCLK_MGT 0x068
|
||||
#define PRCM_DSIALTCLK_MGT 0x06C
|
||||
#define PRCM_DMACLK_MGT 0x074
|
||||
#define PRCM_B2R2CLK_MGT 0x078
|
||||
#define PRCM_TVCLK_MGT 0x07C
|
||||
#define PRCM_UNIPROCLK_MGT 0x278
|
||||
#define PRCM_SSPCLK_MGT 0x280
|
||||
#define PRCM_RNGCLK_MGT 0x284
|
||||
#define PRCM_UICCCLK_MGT 0x27C
|
||||
|
||||
#define PRCM_MGT_ENABLE (1 << 8)
|
||||
|
||||
static DEFINE_SPINLOCK(clocks_lock);
|
||||
|
||||
static void __clk_enable(struct clk *clk)
|
||||
{
|
||||
if (clk->enabled++ == 0) {
|
||||
if (clk->parent_cluster)
|
||||
__clk_enable(clk->parent_cluster);
|
||||
|
||||
if (clk->parent_periph)
|
||||
__clk_enable(clk->parent_periph);
|
||||
|
||||
if (clk->ops && clk->ops->enable)
|
||||
clk->ops->enable(clk);
|
||||
}
|
||||
}
|
||||
|
||||
int clk_enable(struct clk *clk)
|
||||
{
|
||||
unsigned long flags;
|
||||
|
||||
spin_lock_irqsave(&clocks_lock, flags);
|
||||
__clk_enable(clk);
|
||||
spin_unlock_irqrestore(&clocks_lock, flags);
|
||||
|
||||
return 0;
|
||||
}
|
||||
EXPORT_SYMBOL(clk_enable);
|
||||
|
||||
static void __clk_disable(struct clk *clk)
|
||||
{
|
||||
if (--clk->enabled == 0) {
|
||||
if (clk->ops && clk->ops->disable)
|
||||
clk->ops->disable(clk);
|
||||
|
||||
if (clk->parent_periph)
|
||||
__clk_disable(clk->parent_periph);
|
||||
|
||||
if (clk->parent_cluster)
|
||||
__clk_disable(clk->parent_cluster);
|
||||
}
|
||||
}
|
||||
|
||||
void clk_disable(struct clk *clk)
|
||||
{
|
||||
unsigned long flags;
|
||||
|
||||
WARN_ON(!clk->enabled);
|
||||
|
||||
spin_lock_irqsave(&clocks_lock, flags);
|
||||
__clk_disable(clk);
|
||||
spin_unlock_irqrestore(&clocks_lock, flags);
|
||||
}
|
||||
EXPORT_SYMBOL(clk_disable);
|
||||
|
||||
unsigned long clk_get_rate(struct clk *clk)
|
||||
{
|
||||
return clk->rate;
|
||||
unsigned long rate;
|
||||
|
||||
if (clk->ops && clk->ops->get_rate)
|
||||
return clk->ops->get_rate(clk);
|
||||
|
||||
rate = clk->rate;
|
||||
if (!rate) {
|
||||
if (clk->parent_periph)
|
||||
rate = clk_get_rate(clk->parent_periph);
|
||||
else if (clk->parent_cluster)
|
||||
rate = clk_get_rate(clk->parent_cluster);
|
||||
}
|
||||
|
||||
return rate;
|
||||
}
|
||||
EXPORT_SYMBOL(clk_get_rate);
|
||||
|
||||
|
|
@ -56,37 +153,363 @@ int clk_set_rate(struct clk *clk, unsigned long rate)
|
|||
}
|
||||
EXPORT_SYMBOL(clk_set_rate);
|
||||
|
||||
/* ssp clock */
|
||||
static struct clk ssp_clk = {
|
||||
.rate = 48000000,
|
||||
static void clk_prcmu_enable(struct clk *clk)
|
||||
{
|
||||
void __iomem *cg_set_reg = __io_address(U8500_PRCMU_BASE)
|
||||
+ PRCM_YYCLKEN0_MGT_SET + clk->prcmu_cg_off;
|
||||
|
||||
writel(1 << clk->prcmu_cg_bit, cg_set_reg);
|
||||
}
|
||||
|
||||
static void clk_prcmu_disable(struct clk *clk)
|
||||
{
|
||||
void __iomem *cg_clr_reg = __io_address(U8500_PRCMU_BASE)
|
||||
+ PRCM_YYCLKEN0_MGT_CLR + clk->prcmu_cg_off;
|
||||
|
||||
writel(1 << clk->prcmu_cg_bit, cg_clr_reg);
|
||||
}
|
||||
|
||||
/* ED doesn't have the combined set/clr registers */
|
||||
static void clk_prcmu_ed_enable(struct clk *clk)
|
||||
{
|
||||
void __iomem *addr = __io_address(U8500_PRCMU_BASE)
|
||||
+ clk->prcmu_cg_mgt;
|
||||
|
||||
writel(readl(addr) | PRCM_MGT_ENABLE, addr);
|
||||
}
|
||||
|
||||
static void clk_prcmu_ed_disable(struct clk *clk)
|
||||
{
|
||||
void __iomem *addr = __io_address(U8500_PRCMU_BASE)
|
||||
+ clk->prcmu_cg_mgt;
|
||||
|
||||
writel(readl(addr) & ~PRCM_MGT_ENABLE, addr);
|
||||
}
|
||||
|
||||
static struct clkops clk_prcmu_ops = {
|
||||
.enable = clk_prcmu_enable,
|
||||
.disable = clk_prcmu_disable,
|
||||
};
|
||||
|
||||
/* fixed clock */
|
||||
static struct clk f38_clk = {
|
||||
.rate = 38400000,
|
||||
static unsigned int clkrst_base[] = {
|
||||
[1] = U8500_CLKRST1_BASE,
|
||||
[2] = U8500_CLKRST2_BASE,
|
||||
[3] = U8500_CLKRST3_BASE,
|
||||
[5] = U8500_CLKRST5_BASE,
|
||||
[6] = U8500_CLKRST6_BASE,
|
||||
[7] = U8500_CLKRST7_BASE_ED,
|
||||
};
|
||||
|
||||
static struct clk_lookup lookups[] = {
|
||||
{
|
||||
/* UART0 */
|
||||
.dev_id = "uart0",
|
||||
.clk = &f38_clk,
|
||||
}, { /* UART1 */
|
||||
.dev_id = "uart1",
|
||||
.clk = &f38_clk,
|
||||
}, { /* UART2 */
|
||||
.dev_id = "uart2",
|
||||
.clk = &f38_clk,
|
||||
}, { /* SSP */
|
||||
.dev_id = "pl022",
|
||||
.clk = &ssp_clk,
|
||||
}
|
||||
static void clk_prcc_enable(struct clk *clk)
|
||||
{
|
||||
void __iomem *addr = __io_address(clkrst_base[clk->cluster]);
|
||||
|
||||
if (clk->prcc_kernel != -1)
|
||||
writel(1 << clk->prcc_kernel, addr + PRCC_KCKEN);
|
||||
|
||||
if (clk->prcc_bus != -1)
|
||||
writel(1 << clk->prcc_bus, addr + PRCC_PCKEN);
|
||||
}
|
||||
|
||||
static void clk_prcc_disable(struct clk *clk)
|
||||
{
|
||||
void __iomem *addr = __io_address(clkrst_base[clk->cluster]);
|
||||
|
||||
if (clk->prcc_bus != -1)
|
||||
writel(1 << clk->prcc_bus, addr + PRCC_PCKDIS);
|
||||
|
||||
if (clk->prcc_kernel != -1)
|
||||
writel(1 << clk->prcc_kernel, addr + PRCC_KCKDIS);
|
||||
}
|
||||
|
||||
static struct clkops clk_prcc_ops = {
|
||||
.enable = clk_prcc_enable,
|
||||
.disable = clk_prcc_disable,
|
||||
};
|
||||
|
||||
static struct clk clk_32khz = {
|
||||
.rate = 32000,
|
||||
};
|
||||
|
||||
/*
|
||||
* PRCMU level clock gating
|
||||
*/
|
||||
|
||||
/* Bank 0 */
|
||||
static DEFINE_PRCMU_CLK(svaclk, 0x0, 2, SVAMMDSPCLK);
|
||||
static DEFINE_PRCMU_CLK(siaclk, 0x0, 3, SIAMMDSPCLK);
|
||||
static DEFINE_PRCMU_CLK(sgaclk, 0x0, 4, SGACLK);
|
||||
static DEFINE_PRCMU_CLK_RATE(uartclk, 0x0, 5, UARTCLK, 38400000);
|
||||
static DEFINE_PRCMU_CLK(msp02clk, 0x0, 6, MSP02CLK);
|
||||
static DEFINE_PRCMU_CLK(msp1clk, 0x0, 7, MSP1CLK); /* v1 */
|
||||
static DEFINE_PRCMU_CLK_RATE(i2cclk, 0x0, 8, I2CCLK, 48000000);
|
||||
static DEFINE_PRCMU_CLK_RATE(sdmmcclk, 0x0, 9, SDMMCCLK, 50000000);
|
||||
static DEFINE_PRCMU_CLK(slimclk, 0x0, 10, SLIMCLK);
|
||||
static DEFINE_PRCMU_CLK(per1clk, 0x0, 11, PER1CLK);
|
||||
static DEFINE_PRCMU_CLK(per2clk, 0x0, 12, PER2CLK);
|
||||
static DEFINE_PRCMU_CLK(per3clk, 0x0, 13, PER3CLK);
|
||||
static DEFINE_PRCMU_CLK(per5clk, 0x0, 14, PER5CLK);
|
||||
static DEFINE_PRCMU_CLK_RATE(per6clk, 0x0, 15, PER6CLK, 133330000);
|
||||
static DEFINE_PRCMU_CLK_RATE(per7clk, 0x0, 16, PER7CLK, 100000000);
|
||||
static DEFINE_PRCMU_CLK(lcdclk, 0x0, 17, LCDCLK);
|
||||
static DEFINE_PRCMU_CLK(bmlclk, 0x0, 18, BMLCLK);
|
||||
static DEFINE_PRCMU_CLK(hsitxclk, 0x0, 19, HSITXCLK);
|
||||
static DEFINE_PRCMU_CLK(hsirxclk, 0x0, 20, HSIRXCLK);
|
||||
static DEFINE_PRCMU_CLK(hdmiclk, 0x0, 21, HDMICLK);
|
||||
static DEFINE_PRCMU_CLK(apeatclk, 0x0, 22, APEATCLK);
|
||||
static DEFINE_PRCMU_CLK(apetraceclk, 0x0, 23, APETRACECLK);
|
||||
static DEFINE_PRCMU_CLK(mcdeclk, 0x0, 24, MCDECLK);
|
||||
static DEFINE_PRCMU_CLK(ipi2clk, 0x0, 25, IPI2CCLK);
|
||||
static DEFINE_PRCMU_CLK(dsialtclk, 0x0, 26, DSIALTCLK); /* v1 */
|
||||
static DEFINE_PRCMU_CLK(dmaclk, 0x0, 27, DMACLK);
|
||||
static DEFINE_PRCMU_CLK(b2r2clk, 0x0, 28, B2R2CLK);
|
||||
static DEFINE_PRCMU_CLK(tvclk, 0x0, 29, TVCLK);
|
||||
static DEFINE_PRCMU_CLK(uniproclk, 0x0, 30, UNIPROCLK); /* v1 */
|
||||
static DEFINE_PRCMU_CLK_RATE(sspclk, 0x0, 31, SSPCLK, 48000000); /* v1 */
|
||||
|
||||
/* Bank 1 */
|
||||
static DEFINE_PRCMU_CLK(rngclk, 0x4, 0, RNGCLK); /* v1 */
|
||||
static DEFINE_PRCMU_CLK(uiccclk, 0x4, 1, UICCCLK); /* v1 */
|
||||
|
||||
/*
|
||||
* PRCC level clock gating
|
||||
* Format: per#, clk, PCKEN bit, KCKEN bit, parent
|
||||
*/
|
||||
|
||||
/* Peripheral Cluster #1 */
|
||||
static DEFINE_PRCC_CLK(1, i2c4, 10, 9, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(1, gpio0, 9, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(1, slimbus0, 8, 8, &clk_slimclk);
|
||||
static DEFINE_PRCC_CLK(1, spi3_ed, 7, 7, NULL);
|
||||
static DEFINE_PRCC_CLK(1, spi3_v1, 7, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(1, i2c2, 6, 6, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(1, sdi0, 5, 5, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(1, msp1_ed, 4, 4, &clk_msp02clk);
|
||||
static DEFINE_PRCC_CLK(1, msp1_v1, 4, 4, &clk_msp1clk);
|
||||
static DEFINE_PRCC_CLK(1, msp0, 3, 3, &clk_msp02clk);
|
||||
static DEFINE_PRCC_CLK(1, i2c1, 2, 2, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(1, uart1, 1, 1, &clk_uartclk);
|
||||
static DEFINE_PRCC_CLK(1, uart0, 0, 0, &clk_uartclk);
|
||||
|
||||
/* Peripheral Cluster #2 */
|
||||
|
||||
static DEFINE_PRCC_CLK(2, gpio1_ed, 12, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, ssitx_ed, 11, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, ssirx_ed, 10, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi0_ed, 9, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, sdi3_ed, 8, 6, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, sdi1_ed, 7, 5, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, msp2_ed, 6, 4, &clk_msp02clk);
|
||||
static DEFINE_PRCC_CLK(2, sdi4_ed, 4, 2, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, pwl_ed, 3, 1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi1_ed, 2, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi2_ed, 1, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, i2c3_ed, 0, 0, &clk_i2cclk);
|
||||
|
||||
static DEFINE_PRCC_CLK(2, gpio1_v1, 11, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, ssitx_v1, 10, 7, NULL);
|
||||
static DEFINE_PRCC_CLK(2, ssirx_v1, 9, 6, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi0_v1, 8, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, sdi3_v1, 7, 5, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, sdi1_v1, 6, 4, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, msp2_v1, 5, 3, &clk_msp02clk);
|
||||
static DEFINE_PRCC_CLK(2, sdi4_v1, 4, 2, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(2, pwl_v1, 3, 1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi1_v1, 2, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, spi2_v1, 1, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(2, i2c3_v1, 0, 0, &clk_i2cclk);
|
||||
|
||||
/* Peripheral Cluster #3 */
|
||||
static DEFINE_PRCC_CLK(3, gpio2, 8, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(3, sdi5, 7, 7, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(3, uart2, 6, 6, &clk_uartclk);
|
||||
static DEFINE_PRCC_CLK(3, ske, 5, 5, &clk_32khz);
|
||||
static DEFINE_PRCC_CLK(3, sdi2, 4, 4, &clk_sdmmcclk);
|
||||
static DEFINE_PRCC_CLK(3, i2c0, 3, 3, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(3, ssp1_ed, 2, 2, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(3, ssp0_ed, 1, 1, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(3, ssp1_v1, 2, 2, &clk_sspclk);
|
||||
static DEFINE_PRCC_CLK(3, ssp0_v1, 1, 1, &clk_sspclk);
|
||||
static DEFINE_PRCC_CLK(3, fsmc, 0, -1, NULL);
|
||||
|
||||
/* Peripheral Cluster #4 is in the always on domain */
|
||||
|
||||
/* Peripheral Cluster #5 */
|
||||
static DEFINE_PRCC_CLK(5, gpio3, 1, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(5, usb_ed, 0, 0, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(5, usb_v1, 0, 0, NULL);
|
||||
|
||||
/* Peripheral Cluster #6 */
|
||||
|
||||
static DEFINE_PRCC_CLK(6, mtu1_v1, 8, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, mtu0_v1, 7, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, cfgreg_v1, 6, 6, NULL);
|
||||
static DEFINE_PRCC_CLK(6, dmc_ed, 6, 6, NULL);
|
||||
static DEFINE_PRCC_CLK(6, hash1, 5, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, unipro_v1, 4, 1, &clk_uniproclk);
|
||||
static DEFINE_PRCC_CLK(6, cryp1_ed, 4, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, pka, 3, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, hash0, 2, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, cryp0, 1, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(6, rng_ed, 0, 0, &clk_i2cclk);
|
||||
static DEFINE_PRCC_CLK(6, rng_v1, 0, 0, &clk_rngclk);
|
||||
|
||||
/* Peripheral Cluster #7 */
|
||||
|
||||
static DEFINE_PRCC_CLK(7, tzpc0_ed, 4, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(7, mtu1_ed, 3, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(7, mtu0_ed, 2, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(7, wdg_ed, 1, -1, NULL);
|
||||
static DEFINE_PRCC_CLK(7, cfgreg_ed, 0, -1, NULL);
|
||||
|
||||
static struct clk_lookup u8500_common_clks[] = {
|
||||
/* Peripheral Cluster #1 */
|
||||
CLK(gpio0, "gpioblock0", NULL),
|
||||
CLK(slimbus0, "slimbus0", NULL),
|
||||
CLK(i2c2, "nmk-i2c.2", NULL),
|
||||
CLK(sdi0, "sdi0", NULL),
|
||||
CLK(msp0, "msp0", NULL),
|
||||
CLK(i2c1, "nmk-i2c.1", NULL),
|
||||
CLK(uart1, "uart1", NULL),
|
||||
CLK(uart0, "uart0", NULL),
|
||||
|
||||
/* Peripheral Cluster #3 */
|
||||
CLK(gpio2, "gpioblock2", NULL),
|
||||
CLK(sdi5, "sdi5", NULL),
|
||||
CLK(uart2, "uart2", NULL),
|
||||
CLK(ske, "ske", NULL),
|
||||
CLK(sdi2, "sdi2", NULL),
|
||||
CLK(i2c0, "nmk-i2c.0", NULL),
|
||||
CLK(fsmc, "fsmc", NULL),
|
||||
|
||||
/* Peripheral Cluster #5 */
|
||||
CLK(gpio3, "gpioblock3", NULL),
|
||||
|
||||
/* Peripheral Cluster #6 */
|
||||
CLK(hash1, "hash1", NULL),
|
||||
CLK(pka, "pka", NULL),
|
||||
CLK(hash0, "hash0", NULL),
|
||||
CLK(cryp0, "cryp0", NULL),
|
||||
|
||||
/* PRCMU level clock gating */
|
||||
|
||||
/* Bank 0 */
|
||||
CLK(svaclk, "sva", NULL),
|
||||
CLK(siaclk, "sia", NULL),
|
||||
CLK(sgaclk, "sga", NULL),
|
||||
CLK(slimclk, "slim", NULL),
|
||||
CLK(lcdclk, "lcd", NULL),
|
||||
CLK(bmlclk, "bml", NULL),
|
||||
CLK(hsitxclk, "stm-hsi.0", NULL),
|
||||
CLK(hsirxclk, "stm-hsi.1", NULL),
|
||||
CLK(hdmiclk, "hdmi", NULL),
|
||||
CLK(apeatclk, "apeat", NULL),
|
||||
CLK(apetraceclk, "apetrace", NULL),
|
||||
CLK(mcdeclk, "mcde", NULL),
|
||||
CLK(ipi2clk, "ipi2", NULL),
|
||||
CLK(dmaclk, "dma40", NULL),
|
||||
CLK(b2r2clk, "b2r2", NULL),
|
||||
CLK(tvclk, "tv", NULL),
|
||||
};
|
||||
|
||||
static struct clk_lookup u8500_ed_clks[] = {
|
||||
/* Peripheral Cluster #1 */
|
||||
CLK(spi3_ed, "spi3", NULL),
|
||||
CLK(msp1_ed, "msp1", NULL),
|
||||
|
||||
/* Peripheral Cluster #2 */
|
||||
CLK(gpio1_ed, "gpioblock1", NULL),
|
||||
CLK(ssitx_ed, "ssitx", NULL),
|
||||
CLK(ssirx_ed, "ssirx", NULL),
|
||||
CLK(spi0_ed, "spi0", NULL),
|
||||
CLK(sdi3_ed, "sdi3", NULL),
|
||||
CLK(sdi1_ed, "sdi1", NULL),
|
||||
CLK(msp2_ed, "msp2", NULL),
|
||||
CLK(sdi4_ed, "sdi4", NULL),
|
||||
CLK(pwl_ed, "pwl", NULL),
|
||||
CLK(spi1_ed, "spi1", NULL),
|
||||
CLK(spi2_ed, "spi2", NULL),
|
||||
CLK(i2c3_ed, "nmk-i2c.3", NULL),
|
||||
|
||||
/* Peripheral Cluster #3 */
|
||||
CLK(ssp1_ed, "ssp1", NULL),
|
||||
CLK(ssp0_ed, "ssp0", NULL),
|
||||
|
||||
/* Peripheral Cluster #5 */
|
||||
CLK(usb_ed, "musb_hdrc.0", "usb"),
|
||||
|
||||
/* Peripheral Cluster #6 */
|
||||
CLK(dmc_ed, "dmc", NULL),
|
||||
CLK(cryp1_ed, "cryp1", NULL),
|
||||
CLK(rng_ed, "rng", NULL),
|
||||
|
||||
/* Peripheral Cluster #7 */
|
||||
CLK(tzpc0_ed, "tzpc0", NULL),
|
||||
CLK(mtu1_ed, "mtu1", NULL),
|
||||
CLK(mtu0_ed, "mtu0", NULL),
|
||||
CLK(wdg_ed, "wdg", NULL),
|
||||
CLK(cfgreg_ed, "cfgreg", NULL),
|
||||
};
|
||||
|
||||
static struct clk_lookup u8500_v1_clks[] = {
|
||||
/* Peripheral Cluster #1 */
|
||||
CLK(i2c4, "nmk-i2c.4", NULL),
|
||||
CLK(spi3_v1, "spi3", NULL),
|
||||
CLK(msp1_v1, "msp1", NULL),
|
||||
|
||||
/* Peripheral Cluster #2 */
|
||||
CLK(gpio1_v1, "gpioblock1", NULL),
|
||||
CLK(ssitx_v1, "ssitx", NULL),
|
||||
CLK(ssirx_v1, "ssirx", NULL),
|
||||
CLK(spi0_v1, "spi0", NULL),
|
||||
CLK(sdi3_v1, "sdi3", NULL),
|
||||
CLK(sdi1_v1, "sdi1", NULL),
|
||||
CLK(msp2_v1, "msp2", NULL),
|
||||
CLK(sdi4_v1, "sdi4", NULL),
|
||||
CLK(pwl_v1, "pwl", NULL),
|
||||
CLK(spi1_v1, "spi1", NULL),
|
||||
CLK(spi2_v1, "spi2", NULL),
|
||||
CLK(i2c3_v1, "nmk-i2c.3", NULL),
|
||||
|
||||
/* Peripheral Cluster #3 */
|
||||
CLK(ssp1_v1, "ssp1", NULL),
|
||||
CLK(ssp0_v1, "ssp0", NULL),
|
||||
|
||||
/* Peripheral Cluster #5 */
|
||||
CLK(usb_v1, "musb_hdrc.0", "usb"),
|
||||
|
||||
/* Peripheral Cluster #6 */
|
||||
CLK(mtu1_v1, "mtu1", NULL),
|
||||
CLK(mtu0_v1, "mtu0", NULL),
|
||||
CLK(cfgreg_v1, "cfgreg", NULL),
|
||||
CLK(hash1, "hash1", NULL),
|
||||
CLK(unipro_v1, "unipro", NULL),
|
||||
CLK(rng_v1, "rng", NULL),
|
||||
|
||||
/* PRCMU level clock gating */
|
||||
|
||||
/* Bank 0 */
|
||||
CLK(uniproclk, "uniproclk", NULL),
|
||||
CLK(dsialtclk, "dsialt", NULL),
|
||||
|
||||
/* Bank 1 */
|
||||
CLK(rngclk, "rng", NULL),
|
||||
CLK(uiccclk, "uicc", NULL),
|
||||
};
|
||||
|
||||
static int __init clk_init(void)
|
||||
{
|
||||
/* register the clock lookups */
|
||||
clkdev_add_table(lookups, ARRAY_SIZE(lookups));
|
||||
if (cpu_is_u8500ed()) {
|
||||
clk_prcmu_ops.enable = clk_prcmu_ed_enable;
|
||||
clk_prcmu_ops.disable = clk_prcmu_ed_disable;
|
||||
}
|
||||
|
||||
clkdev_add_table(u8500_common_clks, ARRAY_SIZE(u8500_common_clks));
|
||||
if (cpu_is_u8500ed())
|
||||
clkdev_add_table(u8500_ed_clks, ARRAY_SIZE(u8500_ed_clks));
|
||||
else
|
||||
clkdev_add_table(u8500_v1_clks, ARRAY_SIZE(u8500_v1_clks));
|
||||
|
||||
return 0;
|
||||
}
|
||||
arch_initcall(clk_init);
|
||||
|
|
|
|||
|
|
@ -0,0 +1,125 @@
|
|||
/*
|
||||
* Copyright (C) 2010 ST-Ericsson
|
||||
* Copyright (C) 2009 STMicroelectronics
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
/**
|
||||
* struct clkops - ux500 clock operations
|
||||
* @enable: function to enable the clock
|
||||
* @disable: function to disable the clock
|
||||
* @get_rate: function to get the current clock rate
|
||||
*
|
||||
* This structure contains function pointers to functions that will be used to
|
||||
* control the clock. All of these functions are optional. If get_rate is
|
||||
* NULL, the rate in the struct clk will be used.
|
||||
*/
|
||||
struct clkops {
|
||||
void (*enable) (struct clk *);
|
||||
void (*disable) (struct clk *);
|
||||
unsigned long (*get_rate) (struct clk *);
|
||||
};
|
||||
|
||||
/**
|
||||
* struct clk - ux500 clock structure
|
||||
* @ops: pointer to clkops struct used to control this clock
|
||||
* @name: name, for debugging
|
||||
* @enabled: refcount. positive if enabled, zero if disabled
|
||||
* @rate: fixed rate for clocks which don't implement
|
||||
* ops->getrate
|
||||
* @prcmu_cg_off: address offset of the combined enable/disable register
|
||||
* (used on u8500v1)
|
||||
* @prcmu_cg_bit: bit in the combined enable/disable register (used on
|
||||
* u8500v1)
|
||||
* @prcmu_cg_mgt: address of the enable/disable register (used on
|
||||
* u8500ed)
|
||||
* @cluster: peripheral cluster number
|
||||
* @prcc_bus: bit for the bus clock in the peripheral's CLKRST
|
||||
* @prcc_kernel: bit for the kernel clock in the peripheral's CLKRST.
|
||||
* -1 if no kernel clock exists.
|
||||
* @parent_cluster: pointer to parent's cluster clk struct
|
||||
* @parent_periph: pointer to parent's peripheral clk struct
|
||||
*
|
||||
* Peripherals are organised into clusters, and each cluster has an associated
|
||||
* bus clock. Some peripherals also have a parent peripheral clock.
|
||||
*
|
||||
* In order to enable a clock for a peripheral, we need to enable:
|
||||
* (1) the parent cluster (bus) clock at the PRCMU level
|
||||
* (2) the parent peripheral clock (if any) at the PRCMU level
|
||||
* (3) the peripheral's bus & kernel clock at the PRCC level
|
||||
*
|
||||
* (1) and (2) are handled by defining clk structs (DEFINE_PRCMU_CLK) for each
|
||||
* of the cluster and peripheral clocks, and hooking these as the parents of
|
||||
* the individual peripheral clocks.
|
||||
*
|
||||
* (3) is handled by specifying the bits in the PRCC control registers required
|
||||
* to enable these clocks and modifying them in the ->enable and
|
||||
* ->disable callbacks of the peripheral clocks (DEFINE_PRCC_CLK).
|
||||
*
|
||||
* This structure describes both the PRCMU-level clocks and PRCC-level clocks.
|
||||
* The prcmu_* fields are only used for the PRCMU clocks, and the cluster,
|
||||
* prcc, and parent pointers are only used for the PRCC-level clocks.
|
||||
*/
|
||||
struct clk {
|
||||
const struct clkops *ops;
|
||||
const char *name;
|
||||
unsigned int enabled;
|
||||
|
||||
unsigned long rate;
|
||||
struct list_head list;
|
||||
|
||||
/* These three are only for PRCMU clks */
|
||||
|
||||
unsigned int prcmu_cg_off;
|
||||
unsigned int prcmu_cg_bit;
|
||||
unsigned int prcmu_cg_mgt;
|
||||
|
||||
/* The rest are only for PRCC clks */
|
||||
|
||||
int cluster;
|
||||
unsigned int prcc_bus;
|
||||
unsigned int prcc_kernel;
|
||||
|
||||
struct clk *parent_cluster;
|
||||
struct clk *parent_periph;
|
||||
};
|
||||
|
||||
#define DEFINE_PRCMU_CLK(_name, _cg_off, _cg_bit, _reg) \
|
||||
struct clk clk_##_name = { \
|
||||
.name = #_name, \
|
||||
.ops = &clk_prcmu_ops, \
|
||||
.prcmu_cg_off = _cg_off, \
|
||||
.prcmu_cg_bit = _cg_bit, \
|
||||
.prcmu_cg_mgt = PRCM_##_reg##_MGT \
|
||||
}
|
||||
|
||||
#define DEFINE_PRCMU_CLK_RATE(_name, _cg_off, _cg_bit, _reg, _rate) \
|
||||
struct clk clk_##_name = { \
|
||||
.name = #_name, \
|
||||
.ops = &clk_prcmu_ops, \
|
||||
.prcmu_cg_off = _cg_off, \
|
||||
.prcmu_cg_bit = _cg_bit, \
|
||||
.rate = _rate, \
|
||||
.prcmu_cg_mgt = PRCM_##_reg##_MGT \
|
||||
}
|
||||
|
||||
#define DEFINE_PRCC_CLK(_pclust, _name, _bus_en, _kernel_en, _kernclk) \
|
||||
struct clk clk_##_name = { \
|
||||
.name = #_name, \
|
||||
.ops = &clk_prcc_ops, \
|
||||
.cluster = _pclust, \
|
||||
.prcc_bus = _bus_en, \
|
||||
.prcc_kernel = _kernel_en, \
|
||||
.parent_cluster = &clk_per##_pclust##clk, \
|
||||
.parent_periph = _kernclk \
|
||||
}
|
||||
|
||||
#define CLK(_clk, _devname, _conname) \
|
||||
{ \
|
||||
.clk = &clk_##_clk, \
|
||||
.dev_id = _devname, \
|
||||
.con_id = _conname, \
|
||||
}
|
||||
|
|
@ -43,10 +43,17 @@ static struct map_desc u8500_io_desc[] __initdata = {
|
|||
__IO_DEV_DESC(U8500_TWD_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
|
||||
__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
|
||||
};
|
||||
|
||||
static struct map_desc u8500ed_io_desc[] __initdata = {
|
||||
__IO_DEV_DESC(U8500_MTU0_BASE_ED, SZ_4K),
|
||||
__IO_DEV_DESC(U8500_CLKRST7_BASE_ED, SZ_8K),
|
||||
};
|
||||
|
||||
static struct map_desc u8500v1_io_desc[] __initdata = {
|
||||
|
|
|
|||
Reference in New Issue