2005-04-16 22:20:36 +00:00
|
|
|
/*
|
2007-10-19 02:11:03 +00:00
|
|
|
* Driver for Marvell Discovery (MV643XX) and Marvell Orion ethernet ports
|
2005-04-16 22:20:36 +00:00
|
|
|
* Copyright (C) 2002 Matthew Dharm <mdharm@momenco.com>
|
|
|
|
*
|
|
|
|
* Based on the 64360 driver from:
|
2008-03-18 18:40:14 +00:00
|
|
|
* Copyright (C) 2002 Rabeeh Khoury <rabeeh@galileo.co.il>
|
|
|
|
* Rabeeh Khoury <rabeeh@marvell.com>
|
2005-04-16 22:20:36 +00:00
|
|
|
*
|
|
|
|
* Copyright (C) 2003 PMC-Sierra, Inc.,
|
2006-01-06 06:45:45 +00:00
|
|
|
* written by Manish Lachwani
|
2005-04-16 22:20:36 +00:00
|
|
|
*
|
|
|
|
* Copyright (C) 2003 Ralf Baechle <ralf@linux-mips.org>
|
|
|
|
*
|
2006-03-03 17:02:05 +00:00
|
|
|
* Copyright (C) 2004-2006 MontaVista Software, Inc.
|
2005-04-16 22:20:36 +00:00
|
|
|
* Dale Farnsworth <dale@farnsworth.org>
|
|
|
|
*
|
|
|
|
* Copyright (C) 2004 Steven J. Hill <sjhill1@rockwellcollins.com>
|
|
|
|
* <sjhill@realitydiluted.com>
|
|
|
|
*
|
2008-03-18 18:40:14 +00:00
|
|
|
* Copyright (C) 2007-2008 Marvell Semiconductor
|
|
|
|
* Lennert Buytenhek <buytenh@marvell.com>
|
|
|
|
*
|
2005-04-16 22:20:36 +00:00
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
|
*/
|
2008-05-31 22:54:05 +00:00
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
2006-01-19 00:35:54 +00:00
|
|
|
#include <linux/in.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <linux/tcp.h>
|
|
|
|
#include <linux/udp.h>
|
|
|
|
#include <linux/etherdevice.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/ethtool.h>
|
2005-10-29 18:07:23 +00:00
|
|
|
#include <linux/platform_device.h>
|
2007-10-19 14:03:46 +00:00
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <linux/workqueue.h>
|
|
|
|
#include <linux/mii.h>
|
|
|
|
#include <linux/mv643xx_eth.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/types.h>
|
|
|
|
#include <asm/system.h>
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static char mv643xx_eth_driver_name[] = "mv643xx_eth";
|
|
|
|
static char mv643xx_eth_driver_version[] = "1.0";
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#define MV643XX_ETH_CHECKSUM_OFFLOAD_TX
|
|
|
|
#define MV643XX_ETH_NAPI
|
|
|
|
#define MV643XX_ETH_TX_FAST_REFILL
|
|
|
|
#undef MV643XX_ETH_COAL
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#define MV643XX_ETH_TX_COAL 100
|
|
|
|
#ifdef MV643XX_ETH_COAL
|
|
|
|
#define MV643XX_ETH_RX_COAL 100
|
2007-10-19 14:03:46 +00:00
|
|
|
#endif
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_CHECKSUM_OFFLOAD_TX
|
2007-10-19 14:03:46 +00:00
|
|
|
#define MAX_DESCS_PER_SKB (MAX_SKB_FRAGS + 1)
|
|
|
|
#else
|
|
|
|
#define MAX_DESCS_PER_SKB 1
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define ETH_VLAN_HLEN 4
|
|
|
|
#define ETH_FCS_LEN 4
|
|
|
|
#define ETH_HW_IP_ALIGN 2 /* hw aligns IP header */
|
|
|
|
#define ETH_WRAPPER_LEN (ETH_HW_IP_ALIGN + ETH_HLEN + \
|
|
|
|
ETH_VLAN_HLEN + ETH_FCS_LEN)
|
|
|
|
#define ETH_RX_SKB_SIZE (dev->mtu + ETH_WRAPPER_LEN + \
|
|
|
|
dma_get_cache_alignment())
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Registers shared between all ports.
|
|
|
|
*/
|
2008-05-31 23:03:23 +00:00
|
|
|
#define PHY_ADDR 0x0000
|
|
|
|
#define SMI_REG 0x0004
|
|
|
|
#define WINDOW_BASE(w) (0x0200 + ((w) << 3))
|
|
|
|
#define WINDOW_SIZE(w) (0x0204 + ((w) << 3))
|
|
|
|
#define WINDOW_REMAP_HIGH(w) (0x0280 + ((w) << 2))
|
|
|
|
#define WINDOW_BAR_ENABLE 0x0290
|
|
|
|
#define WINDOW_PROTECT(w) (0x0294 + ((w) << 4))
|
2007-10-19 14:03:46 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Per-port registers.
|
|
|
|
*/
|
2008-05-31 23:03:23 +00:00
|
|
|
#define PORT_CONFIG(p) (0x0400 + ((p) << 10))
|
2008-05-31 23:22:06 +00:00
|
|
|
#define UNICAST_PROMISCUOUS_MODE 0x00000001
|
2008-05-31 23:03:23 +00:00
|
|
|
#define PORT_CONFIG_EXT(p) (0x0404 + ((p) << 10))
|
|
|
|
#define MAC_ADDR_LOW(p) (0x0414 + ((p) << 10))
|
|
|
|
#define MAC_ADDR_HIGH(p) (0x0418 + ((p) << 10))
|
|
|
|
#define SDMA_CONFIG(p) (0x041c + ((p) << 10))
|
|
|
|
#define PORT_SERIAL_CONTROL(p) (0x043c + ((p) << 10))
|
|
|
|
#define PORT_STATUS(p) (0x0444 + ((p) << 10))
|
2008-05-31 23:30:42 +00:00
|
|
|
#define TX_FIFO_EMPTY 0x00000400
|
2008-05-31 23:03:23 +00:00
|
|
|
#define TXQ_COMMAND(p) (0x0448 + ((p) << 10))
|
|
|
|
#define TX_BW_MTU(p) (0x0458 + ((p) << 10))
|
|
|
|
#define INT_CAUSE(p) (0x0460 + ((p) << 10))
|
2008-06-01 00:00:31 +00:00
|
|
|
#define INT_RX 0x00000804
|
|
|
|
#define INT_EXT 0x00000002
|
2008-05-31 23:03:23 +00:00
|
|
|
#define INT_CAUSE_EXT(p) (0x0464 + ((p) << 10))
|
2008-06-01 00:00:31 +00:00
|
|
|
#define INT_EXT_LINK 0x00100000
|
|
|
|
#define INT_EXT_PHY 0x00010000
|
|
|
|
#define INT_EXT_TX_ERROR_0 0x00000100
|
|
|
|
#define INT_EXT_TX_0 0x00000001
|
|
|
|
#define INT_EXT_TX 0x00000101
|
2008-05-31 23:03:23 +00:00
|
|
|
#define INT_MASK(p) (0x0468 + ((p) << 10))
|
|
|
|
#define INT_MASK_EXT(p) (0x046c + ((p) << 10))
|
|
|
|
#define TX_FIFO_URGENT_THRESHOLD(p) (0x0474 + ((p) << 10))
|
|
|
|
#define RXQ_CURRENT_DESC_PTR(p) (0x060c + ((p) << 10))
|
|
|
|
#define RXQ_COMMAND(p) (0x0680 + ((p) << 10))
|
|
|
|
#define TXQ_CURRENT_DESC_PTR(p) (0x06c0 + ((p) << 10))
|
|
|
|
#define MIB_COUNTERS(p) (0x1000 + ((p) << 7))
|
|
|
|
#define SPECIAL_MCAST_TABLE(p) (0x1400 + ((p) << 10))
|
|
|
|
#define OTHER_MCAST_TABLE(p) (0x1500 + ((p) << 10))
|
|
|
|
#define UNICAST_TABLE(p) (0x1600 + ((p) << 10))
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-05-31 23:18:58 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* SDMA configuration register.
|
|
|
|
*/
|
2007-10-19 14:03:46 +00:00
|
|
|
#define RX_BURST_SIZE_4_64BIT (2 << 1)
|
|
|
|
#define BLM_RX_NO_SWAP (1 << 4)
|
|
|
|
#define BLM_TX_NO_SWAP (1 << 5)
|
|
|
|
#define TX_BURST_SIZE_4_64BIT (2 << 22)
|
|
|
|
|
|
|
|
#if defined(__BIG_ENDIAN)
|
|
|
|
#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
|
|
|
|
RX_BURST_SIZE_4_64BIT | \
|
|
|
|
TX_BURST_SIZE_4_64BIT
|
|
|
|
#elif defined(__LITTLE_ENDIAN)
|
|
|
|
#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
|
|
|
|
RX_BURST_SIZE_4_64BIT | \
|
|
|
|
BLM_RX_NO_SWAP | \
|
|
|
|
BLM_TX_NO_SWAP | \
|
|
|
|
TX_BURST_SIZE_4_64BIT
|
|
|
|
#else
|
|
|
|
#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
|
|
|
|
#endif
|
|
|
|
|
2008-05-31 23:22:37 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Port serial control register.
|
|
|
|
*/
|
|
|
|
#define SET_MII_SPEED_TO_100 (1 << 24)
|
|
|
|
#define SET_GMII_SPEED_TO_1000 (1 << 23)
|
|
|
|
#define SET_FULL_DUPLEX_MODE (1 << 21)
|
2007-10-19 14:03:46 +00:00
|
|
|
#define MAX_RX_PACKET_1522BYTE (1 << 17)
|
|
|
|
#define MAX_RX_PACKET_9700BYTE (5 << 17)
|
|
|
|
#define MAX_RX_PACKET_MASK (7 << 17)
|
2008-05-31 23:22:37 +00:00
|
|
|
#define DISABLE_AUTO_NEG_SPEED_GMII (1 << 13)
|
|
|
|
#define DO_NOT_FORCE_LINK_FAIL (1 << 10)
|
|
|
|
#define SERIAL_PORT_CONTROL_RESERVED (1 << 9)
|
|
|
|
#define DISABLE_AUTO_NEG_FOR_FLOW_CTRL (1 << 3)
|
|
|
|
#define DISABLE_AUTO_NEG_FOR_DUPLEX (1 << 2)
|
|
|
|
#define FORCE_LINK_PASS (1 << 1)
|
|
|
|
#define SERIAL_PORT_ENABLE (1 << 0)
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
#define DEFAULT_RX_QUEUE_SIZE 400
|
|
|
|
#define DEFAULT_TX_QUEUE_SIZE 800
|
2007-10-19 14:03:46 +00:00
|
|
|
|
|
|
|
/* SMI reg */
|
2008-06-01 00:10:27 +00:00
|
|
|
#define SMI_BUSY 0x10000000 /* 0 - Write, 1 - Read */
|
|
|
|
#define SMI_READ_VALID 0x08000000 /* 0 - Write, 1 - Read */
|
|
|
|
#define SMI_OPCODE_WRITE 0 /* Completion of Read */
|
|
|
|
#define SMI_OPCODE_READ 0x04000000 /* Operation is in progress */
|
2007-10-19 14:03:46 +00:00
|
|
|
|
|
|
|
/* typedefs */
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
typedef enum _func_ret_status {
|
2007-10-19 14:03:46 +00:00
|
|
|
ETH_OK, /* Returned as expected. */
|
|
|
|
ETH_ERROR, /* Fundamental error. */
|
|
|
|
ETH_RETRY, /* Could not process request. Try later.*/
|
|
|
|
ETH_END_OF_JOB, /* Ring has nothing to process. */
|
|
|
|
ETH_QUEUE_FULL, /* Ring resource error. */
|
|
|
|
ETH_QUEUE_LAST_RESOURCE /* Ring resources about to exhaust. */
|
2008-06-01 00:10:27 +00:00
|
|
|
} FUNC_RET_STATUS;
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-05-31 23:41:29 +00:00
|
|
|
/*
|
|
|
|
* RX/TX descriptors.
|
2007-10-19 14:03:46 +00:00
|
|
|
*/
|
|
|
|
#if defined(__BIG_ENDIAN)
|
2008-06-01 00:10:27 +00:00
|
|
|
struct rx_desc {
|
2007-10-19 14:03:46 +00:00
|
|
|
u16 byte_cnt; /* Descriptor buffer byte count */
|
|
|
|
u16 buf_size; /* Buffer size */
|
|
|
|
u32 cmd_sts; /* Descriptor command status */
|
|
|
|
u32 next_desc_ptr; /* Next descriptor pointer */
|
|
|
|
u32 buf_ptr; /* Descriptor buffer pointer */
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc {
|
2007-10-19 14:03:46 +00:00
|
|
|
u16 byte_cnt; /* buffer byte count */
|
|
|
|
u16 l4i_chk; /* CPU provided TCP checksum */
|
|
|
|
u32 cmd_sts; /* Command/status field */
|
|
|
|
u32 next_desc_ptr; /* Pointer to next descriptor */
|
|
|
|
u32 buf_ptr; /* pointer to buffer for this descriptor*/
|
|
|
|
};
|
|
|
|
#elif defined(__LITTLE_ENDIAN)
|
2008-06-01 00:10:27 +00:00
|
|
|
struct rx_desc {
|
2007-10-19 14:03:46 +00:00
|
|
|
u32 cmd_sts; /* Descriptor command status */
|
|
|
|
u16 buf_size; /* Buffer size */
|
|
|
|
u16 byte_cnt; /* Descriptor buffer byte count */
|
|
|
|
u32 buf_ptr; /* Descriptor buffer pointer */
|
|
|
|
u32 next_desc_ptr; /* Next descriptor pointer */
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc {
|
2007-10-19 14:03:46 +00:00
|
|
|
u32 cmd_sts; /* Command/status field */
|
|
|
|
u16 l4i_chk; /* CPU provided TCP checksum */
|
|
|
|
u16 byte_cnt; /* buffer byte count */
|
|
|
|
u32 buf_ptr; /* pointer to buffer for this descriptor*/
|
|
|
|
u32 next_desc_ptr; /* Pointer to next descriptor */
|
|
|
|
};
|
|
|
|
#else
|
|
|
|
#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
|
|
|
|
#endif
|
|
|
|
|
2008-05-31 23:41:29 +00:00
|
|
|
/* RX & TX descriptor command */
|
2008-06-01 00:10:27 +00:00
|
|
|
#define BUFFER_OWNED_BY_DMA 0x80000000
|
2008-05-31 23:41:29 +00:00
|
|
|
|
|
|
|
/* RX & TX descriptor status */
|
2008-06-01 00:10:27 +00:00
|
|
|
#define ERROR_SUMMARY 0x00000001
|
2008-05-31 23:41:29 +00:00
|
|
|
|
|
|
|
/* RX descriptor status */
|
2008-06-01 00:10:27 +00:00
|
|
|
#define LAYER_4_CHECKSUM_OK 0x40000000
|
|
|
|
#define RX_ENABLE_INTERRUPT 0x20000000
|
|
|
|
#define RX_FIRST_DESC 0x08000000
|
|
|
|
#define RX_LAST_DESC 0x04000000
|
2008-05-31 23:41:29 +00:00
|
|
|
|
|
|
|
/* TX descriptor command */
|
2008-06-01 00:10:27 +00:00
|
|
|
#define TX_ENABLE_INTERRUPT 0x00800000
|
|
|
|
#define GEN_CRC 0x00400000
|
|
|
|
#define TX_FIRST_DESC 0x00200000
|
|
|
|
#define TX_LAST_DESC 0x00100000
|
|
|
|
#define ZERO_PADDING 0x00080000
|
|
|
|
#define GEN_IP_V4_CHECKSUM 0x00040000
|
|
|
|
#define GEN_TCP_UDP_CHECKSUM 0x00020000
|
|
|
|
#define UDP_FRAME 0x00010000
|
2008-05-31 23:41:29 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
#define TX_IHL_SHIFT 11
|
2008-05-31 23:41:29 +00:00
|
|
|
|
|
|
|
|
2007-10-19 14:03:46 +00:00
|
|
|
/* Unified struct for Rx and Tx operations. The user is not required to */
|
|
|
|
/* be familier with neither Tx nor Rx descriptors. */
|
|
|
|
struct pkt_info {
|
|
|
|
unsigned short byte_cnt; /* Descriptor buffer byte count */
|
|
|
|
unsigned short l4i_chk; /* Tx CPU provided TCP Checksum */
|
|
|
|
unsigned int cmd_sts; /* Descriptor command status */
|
|
|
|
dma_addr_t buf_ptr; /* Descriptor buffer pointer */
|
|
|
|
struct sk_buff *return_info; /* User resource return information */
|
|
|
|
};
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* global *******************************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_shared_private {
|
2008-06-01 00:10:27 +00:00
|
|
|
void __iomem *base;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* used to protect SMI_REG, which is shared across ports */
|
|
|
|
spinlock_t phy_lock;
|
|
|
|
|
|
|
|
u32 win_protect;
|
|
|
|
|
|
|
|
unsigned int t_clk;
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/* per-port *****************************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mib_counters {
|
2007-10-19 14:03:46 +00:00
|
|
|
u64 good_octets_received;
|
|
|
|
u32 bad_octets_received;
|
|
|
|
u32 internal_mac_transmit_err;
|
|
|
|
u32 good_frames_received;
|
|
|
|
u32 bad_frames_received;
|
|
|
|
u32 broadcast_frames_received;
|
|
|
|
u32 multicast_frames_received;
|
|
|
|
u32 frames_64_octets;
|
|
|
|
u32 frames_65_to_127_octets;
|
|
|
|
u32 frames_128_to_255_octets;
|
|
|
|
u32 frames_256_to_511_octets;
|
|
|
|
u32 frames_512_to_1023_octets;
|
|
|
|
u32 frames_1024_to_max_octets;
|
|
|
|
u64 good_octets_sent;
|
|
|
|
u32 good_frames_sent;
|
|
|
|
u32 excessive_collision;
|
|
|
|
u32 multicast_frames_sent;
|
|
|
|
u32 broadcast_frames_sent;
|
|
|
|
u32 unrec_mac_control_received;
|
|
|
|
u32 fc_sent;
|
|
|
|
u32 good_fc_received;
|
|
|
|
u32 bad_fc_received;
|
|
|
|
u32 undersize_received;
|
|
|
|
u32 fragments_received;
|
|
|
|
u32 oversize_received;
|
|
|
|
u32 jabber_received;
|
|
|
|
u32 mac_receive_error;
|
|
|
|
u32 bad_crc_event;
|
|
|
|
u32 collision;
|
|
|
|
u32 late_collision;
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private {
|
|
|
|
struct mv643xx_eth_shared_private *shared;
|
2007-10-19 14:03:46 +00:00
|
|
|
int port_num; /* User Ethernet port number */
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_shared_private *shared_smi;
|
2008-04-23 23:29:59 +00:00
|
|
|
|
2007-10-19 14:03:46 +00:00
|
|
|
u32 rx_sram_addr; /* Base address of rx sram area */
|
|
|
|
u32 rx_sram_size; /* Size of rx sram area */
|
|
|
|
u32 tx_sram_addr; /* Base address of tx sram area */
|
|
|
|
u32 tx_sram_size; /* Size of tx sram area */
|
|
|
|
|
|
|
|
/* Tx/Rx rings managment indexes fields. For driver use */
|
|
|
|
|
|
|
|
/* Next available and first returning Rx resource */
|
2008-06-01 00:52:41 +00:00
|
|
|
int rx_curr_desc, rx_used_desc;
|
2007-10-19 14:03:46 +00:00
|
|
|
|
|
|
|
/* Next available and first returning Tx resource */
|
2008-06-01 00:52:41 +00:00
|
|
|
int tx_curr_desc, tx_used_desc;
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_TX_FAST_REFILL
|
2007-10-19 14:03:46 +00:00
|
|
|
u32 tx_clean_threshold;
|
|
|
|
#endif
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
struct rx_desc *rx_desc_area;
|
2007-10-19 14:03:46 +00:00
|
|
|
dma_addr_t rx_desc_dma;
|
|
|
|
int rx_desc_area_size;
|
|
|
|
struct sk_buff **rx_skb;
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
struct tx_desc *tx_desc_area;
|
2007-10-19 14:03:46 +00:00
|
|
|
dma_addr_t tx_desc_dma;
|
|
|
|
int tx_desc_area_size;
|
|
|
|
struct sk_buff **tx_skb;
|
|
|
|
|
|
|
|
struct work_struct tx_timeout_task;
|
|
|
|
|
|
|
|
struct net_device *dev;
|
|
|
|
struct napi_struct napi;
|
|
|
|
struct net_device_stats stats;
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mib_counters mib_counters;
|
2007-10-19 14:03:46 +00:00
|
|
|
spinlock_t lock;
|
|
|
|
/* Size of Tx Ring per queue */
|
|
|
|
int tx_ring_size;
|
|
|
|
/* Number of tx descriptors in use */
|
|
|
|
int tx_desc_count;
|
|
|
|
/* Size of Rx Ring per queue */
|
|
|
|
int rx_ring_size;
|
|
|
|
/* Number of rx descriptors in use */
|
|
|
|
int rx_desc_count;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Used in case RX Ring is empty, which can be caused when
|
|
|
|
* system does not have resources (skb's)
|
|
|
|
*/
|
|
|
|
struct timer_list timeout;
|
|
|
|
|
|
|
|
u32 rx_int_coal;
|
|
|
|
u32 tx_int_coal;
|
|
|
|
struct mii_if_info mii;
|
|
|
|
};
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* port register accessors **************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static inline u32 rdl(struct mv643xx_eth_private *mp, int offset)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
return readl(mp->shared->base + offset);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static inline void wrl(struct mv643xx_eth_private *mp, int offset, u32 data)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
writel(data, mp->shared->base + offset);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2007-10-19 14:03:46 +00:00
|
|
|
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* rxq/txq helper functions *************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_port_enable_rx(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int queues)
|
|
|
|
{
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, RXQ_COMMAND(mp->port_num), queues);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static unsigned int mv643xx_eth_port_disable_rx(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
u32 queues;
|
2007-10-19 14:03:46 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Stop Rx port activity. Check port Rx activity. */
|
2008-05-31 23:03:23 +00:00
|
|
|
queues = rdl(mp, RXQ_COMMAND(port_num)) & 0xFF;
|
2008-05-31 22:48:39 +00:00
|
|
|
if (queues) {
|
|
|
|
/* Issue stop command for active queues only */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, RXQ_COMMAND(port_num), (queues << 8));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Wait for all Rx activity to terminate. */
|
|
|
|
/* Check port cause register that all Rx queues are stopped */
|
2008-05-31 23:03:23 +00:00
|
|
|
while (rdl(mp, RXQ_COMMAND(port_num)) & 0xFF)
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return queues;
|
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_port_enable_tx(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int queues)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, TXQ_COMMAND(mp->port_num), queues);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static unsigned int mv643xx_eth_port_disable_tx(struct mv643xx_eth_private *mp)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
u32 queues;
|
|
|
|
|
|
|
|
/* Stop Tx port activity. Check port Tx activity. */
|
2008-05-31 23:03:23 +00:00
|
|
|
queues = rdl(mp, TXQ_COMMAND(port_num)) & 0xFF;
|
2008-05-31 22:48:39 +00:00
|
|
|
if (queues) {
|
|
|
|
/* Issue stop command for active queues only */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, TXQ_COMMAND(port_num), (queues << 8));
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* Wait for all Tx activity to terminate. */
|
|
|
|
/* Check port cause register that all Tx queues are stopped */
|
2008-05-31 23:03:23 +00:00
|
|
|
while (rdl(mp, TXQ_COMMAND(port_num)) & 0xFF)
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* Wait for Tx FIFO to empty */
|
2008-05-31 23:30:42 +00:00
|
|
|
while (rdl(mp, PORT_STATUS(port_num)) & TX_FIFO_EMPTY)
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return queues;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* rx ***********************************************************************/
|
|
|
|
static void mv643xx_eth_free_completed_tx_descs(struct net_device *dev);
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static FUNC_RET_STATUS rx_return_buff(struct mv643xx_eth_private *mp,
|
2008-06-01 00:52:41 +00:00
|
|
|
struct pkt_info *pkt_info)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
int used_rx_desc; /* Where to return Rx resource */
|
2008-06-01 00:52:41 +00:00
|
|
|
volatile struct rx_desc *rx_desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned long flags;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_lock_irqsave(&mp->lock, flags);
|
2008-03-18 18:34:34 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Get 'used' Rx descriptor */
|
2008-06-01 00:52:41 +00:00
|
|
|
used_rx_desc = mp->rx_used_desc;
|
|
|
|
rx_desc = &mp->rx_desc_area[used_rx_desc];
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
rx_desc->buf_ptr = pkt_info->buf_ptr;
|
|
|
|
rx_desc->buf_size = pkt_info->byte_cnt;
|
|
|
|
mp->rx_skb[used_rx_desc] = pkt_info->return_info;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* Flush the write pipe */
|
|
|
|
|
|
|
|
/* Return the descriptor to DMA ownership */
|
|
|
|
wmb();
|
2008-06-01 00:52:41 +00:00
|
|
|
rx_desc->cmd_sts = BUFFER_OWNED_BY_DMA | RX_ENABLE_INTERRUPT;
|
2008-05-31 22:48:39 +00:00
|
|
|
wmb();
|
|
|
|
|
|
|
|
/* Move the used descriptor pointer to the next descriptor */
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_used_desc = (used_rx_desc + 1) % mp->rx_ring_size;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
|
|
|
|
|
|
|
return ETH_OK;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2006-03-03 17:05:26 +00:00
|
|
|
static void mv643xx_eth_rx_refill_descs(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
struct pkt_info pkt_info;
|
|
|
|
struct sk_buff *skb;
|
2006-01-16 23:51:22 +00:00
|
|
|
int unaligned;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2006-03-03 17:05:26 +00:00
|
|
|
while (mp->rx_desc_count < mp->rx_ring_size) {
|
2007-02-26 19:52:06 +00:00
|
|
|
skb = dev_alloc_skb(ETH_RX_SKB_SIZE + dma_get_cache_alignment());
|
2005-04-16 22:20:36 +00:00
|
|
|
if (!skb)
|
|
|
|
break;
|
2006-01-27 08:09:18 +00:00
|
|
|
mp->rx_desc_count++;
|
2007-02-26 19:52:06 +00:00
|
|
|
unaligned = (u32)skb->data & (dma_get_cache_alignment() - 1);
|
2006-01-16 23:51:22 +00:00
|
|
|
if (unaligned)
|
2007-02-26 19:52:06 +00:00
|
|
|
skb_reserve(skb, dma_get_cache_alignment() - unaligned);
|
2008-06-01 00:10:27 +00:00
|
|
|
pkt_info.cmd_sts = RX_ENABLE_INTERRUPT;
|
2006-03-03 17:03:36 +00:00
|
|
|
pkt_info.byte_cnt = ETH_RX_SKB_SIZE;
|
|
|
|
pkt_info.buf_ptr = dma_map_single(NULL, skb->data,
|
|
|
|
ETH_RX_SKB_SIZE, DMA_FROM_DEVICE);
|
2005-04-16 22:20:36 +00:00
|
|
|
pkt_info.return_info = skb;
|
2008-06-01 00:10:27 +00:00
|
|
|
if (rx_return_buff(mp, &pkt_info) != ETH_OK) {
|
2005-04-16 22:20:36 +00:00
|
|
|
printk(KERN_ERR
|
|
|
|
"%s: Error allocating RX Ring\n", dev->name);
|
|
|
|
break;
|
|
|
|
}
|
2006-03-03 17:03:36 +00:00
|
|
|
skb_reserve(skb, ETH_HW_IP_ALIGN);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
/*
|
|
|
|
* If RX ring is empty of SKB, set a timer to try allocating
|
2006-03-03 17:05:26 +00:00
|
|
|
* again at a later time.
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
2006-03-03 17:05:26 +00:00
|
|
|
if (mp->rx_desc_count == 0) {
|
2005-04-16 22:20:36 +00:00
|
|
|
printk(KERN_INFO "%s: Rx ring is empty\n", dev->name);
|
2006-03-03 17:05:26 +00:00
|
|
|
mp->timeout.expires = jiffies + (HZ / 10); /* 100 mSec */
|
2005-04-16 22:20:36 +00:00
|
|
|
add_timer(&mp->timeout);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2006-03-03 17:05:26 +00:00
|
|
|
static inline void mv643xx_eth_rx_refill_descs_timer_wrapper(unsigned long data)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2006-03-03 17:05:26 +00:00
|
|
|
mv643xx_eth_rx_refill_descs((struct net_device *)data);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static FUNC_RET_STATUS port_receive(struct mv643xx_eth_private *mp,
|
2008-06-01 00:52:41 +00:00
|
|
|
struct pkt_info *pkt_info)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
int rx_next_curr_desc, rx_curr_desc, rx_used_desc;
|
2008-06-01 00:52:41 +00:00
|
|
|
volatile struct rx_desc *rx_desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int command_status;
|
|
|
|
unsigned long flags;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_lock_irqsave(&mp->lock, flags);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Get the Rx Desc ring 'curr and 'used' indexes */
|
2008-06-01 00:52:41 +00:00
|
|
|
rx_curr_desc = mp->rx_curr_desc;
|
|
|
|
rx_used_desc = mp->rx_used_desc;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
rx_desc = &mp->rx_desc_area[rx_curr_desc];
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* The following parameters are used to save readings from memory */
|
2008-06-01 00:52:41 +00:00
|
|
|
command_status = rx_desc->cmd_sts;
|
2008-05-31 22:48:39 +00:00
|
|
|
rmb();
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Nothing to receive... */
|
2008-06-01 00:10:27 +00:00
|
|
|
if (command_status & BUFFER_OWNED_BY_DMA) {
|
2007-01-23 16:52:25 +00:00
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
2008-05-31 22:48:39 +00:00
|
|
|
return ETH_END_OF_JOB;
|
|
|
|
}
|
2007-01-23 16:52:25 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
pkt_info->byte_cnt = rx_desc->byte_cnt - ETH_HW_IP_ALIGN;
|
|
|
|
pkt_info->cmd_sts = command_status;
|
|
|
|
pkt_info->buf_ptr = rx_desc->buf_ptr + ETH_HW_IP_ALIGN;
|
|
|
|
pkt_info->return_info = mp->rx_skb[rx_curr_desc];
|
|
|
|
pkt_info->l4i_chk = rx_desc->buf_size;
|
2006-03-03 17:02:51 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/*
|
|
|
|
* Clean the return info field to indicate that the
|
|
|
|
* packet has been moved to the upper layers
|
|
|
|
*/
|
|
|
|
mp->rx_skb[rx_curr_desc] = NULL;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Update current index in data structure */
|
|
|
|
rx_next_curr_desc = (rx_curr_desc + 1) % mp->rx_ring_size;
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_curr_desc = rx_next_curr_desc;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
2006-03-03 17:02:51 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return ETH_OK;
|
2006-03-03 17:02:51 +00:00
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
static int mv643xx_eth_receive_queue(struct net_device *dev, int budget)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2007-10-04 00:41:50 +00:00
|
|
|
struct net_device_stats *stats = &dev->stats;
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned int received_packets = 0;
|
|
|
|
struct sk_buff *skb;
|
|
|
|
struct pkt_info pkt_info;
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
while (budget-- > 0 && port_receive(mp, &pkt_info) == ETH_OK) {
|
2006-09-21 04:08:10 +00:00
|
|
|
dma_unmap_single(NULL, pkt_info.buf_ptr, ETH_RX_SKB_SIZE,
|
2006-09-13 16:21:08 +00:00
|
|
|
DMA_FROM_DEVICE);
|
2006-01-27 08:09:18 +00:00
|
|
|
mp->rx_desc_count--;
|
2005-04-16 22:20:36 +00:00
|
|
|
received_packets++;
|
2005-09-01 16:59:23 +00:00
|
|
|
|
2006-03-03 17:04:39 +00:00
|
|
|
/*
|
|
|
|
* Update statistics.
|
|
|
|
* Note byte count includes 4 byte CRC count
|
|
|
|
*/
|
2005-04-16 22:20:36 +00:00
|
|
|
stats->rx_packets++;
|
|
|
|
stats->rx_bytes += pkt_info.byte_cnt;
|
|
|
|
skb = pkt_info.return_info;
|
|
|
|
/*
|
|
|
|
* In case received a packet without first / last bits on OR
|
|
|
|
* the error summary bit is on, the packets needs to be dropeed.
|
|
|
|
*/
|
2008-06-01 00:10:27 +00:00
|
|
|
if (((pkt_info.cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC)) !=
|
|
|
|
(RX_FIRST_DESC | RX_LAST_DESC))
|
|
|
|
|| (pkt_info.cmd_sts & ERROR_SUMMARY)) {
|
2005-04-16 22:20:36 +00:00
|
|
|
stats->rx_dropped++;
|
2008-06-01 00:10:27 +00:00
|
|
|
if ((pkt_info.cmd_sts & (RX_FIRST_DESC |
|
|
|
|
RX_LAST_DESC)) !=
|
|
|
|
(RX_FIRST_DESC | RX_LAST_DESC)) {
|
2005-04-16 22:20:36 +00:00
|
|
|
if (net_ratelimit())
|
|
|
|
printk(KERN_ERR
|
|
|
|
"%s: Received packet spread "
|
|
|
|
"on multiple descriptors\n",
|
|
|
|
dev->name);
|
|
|
|
}
|
2008-06-01 00:10:27 +00:00
|
|
|
if (pkt_info.cmd_sts & ERROR_SUMMARY)
|
2005-04-16 22:20:36 +00:00
|
|
|
stats->rx_errors++;
|
|
|
|
|
|
|
|
dev_kfree_skb_irq(skb);
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* The -4 is for the CRC in the trailer of the
|
|
|
|
* received packet
|
|
|
|
*/
|
|
|
|
skb_put(skb, pkt_info.byte_cnt - 4);
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
if (pkt_info.cmd_sts & LAYER_4_CHECKSUM_OK) {
|
2005-04-16 22:20:36 +00:00
|
|
|
skb->ip_summed = CHECKSUM_UNNECESSARY;
|
|
|
|
skb->csum = htons(
|
|
|
|
(pkt_info.cmd_sts & 0x0007fff8) >> 3);
|
|
|
|
}
|
|
|
|
skb->protocol = eth_type_trans(skb, dev);
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
2005-04-16 22:20:36 +00:00
|
|
|
netif_receive_skb(skb);
|
|
|
|
#else
|
|
|
|
netif_rx(skb);
|
|
|
|
#endif
|
|
|
|
}
|
2006-01-27 08:03:38 +00:00
|
|
|
dev->last_rx = jiffies;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2006-03-03 17:05:26 +00:00
|
|
|
mv643xx_eth_rx_refill_descs(dev); /* Fill RX ring with skb's */
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
return received_packets;
|
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
|
|
|
static int mv643xx_eth_poll(struct napi_struct *napi, int budget)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = container_of(napi, struct mv643xx_eth_private, napi);
|
2008-05-31 22:48:39 +00:00
|
|
|
struct net_device *dev = mp->dev;
|
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
int work_done;
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_TX_FAST_REFILL
|
2008-05-31 22:48:39 +00:00
|
|
|
if (++mp->tx_clean_threshold > 5) {
|
|
|
|
mv643xx_eth_free_completed_tx_descs(dev);
|
|
|
|
mp->tx_clean_threshold = 0;
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
work_done = 0;
|
2008-05-31 23:03:23 +00:00
|
|
|
if ((rdl(mp, RXQ_CURRENT_DESC_PTR(port_num)))
|
2008-06-01 00:52:41 +00:00
|
|
|
!= (u32) mp->rx_used_desc)
|
2008-05-31 22:48:39 +00:00
|
|
|
work_done = mv643xx_eth_receive_queue(dev, budget);
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (work_done < budget) {
|
|
|
|
netif_rx_complete(dev, napi);
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, INT_CAUSE(port_num), 0);
|
|
|
|
wrl(mp, INT_CAUSE_EXT(port_num), 0);
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), INT_RX | INT_EXT);
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
return work_done;
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* tx ***********************************************************************/
|
|
|
|
static inline unsigned int has_tiny_unaligned_frags(struct sk_buff *skb)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int frag;
|
|
|
|
skb_frag_t *fragp;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
|
|
|
|
fragp = &skb_shinfo(skb)->frags[frag];
|
|
|
|
if (fragp->size <= 8 && fragp->page_offset & 0x7)
|
|
|
|
return 1;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
return 0;
|
|
|
|
}
|
2006-03-03 17:03:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int alloc_tx_desc_index(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
int tx_desc_curr;
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
BUG_ON(mp->tx_desc_count >= mp->tx_ring_size);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
tx_desc_curr = mp->tx_curr_desc;
|
|
|
|
mp->tx_curr_desc = (tx_desc_curr + 1) % mp->tx_ring_size;
|
2007-10-19 02:11:28 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
BUG_ON(mp->tx_curr_desc == mp->tx_used_desc);
|
2006-03-03 17:04:39 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return tx_desc_curr;
|
|
|
|
}
|
2006-03-03 17:04:39 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void tx_fill_frag_descs(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
struct sk_buff *skb)
|
|
|
|
{
|
|
|
|
int frag;
|
|
|
|
int tx_index;
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc *desc;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
|
|
|
|
skb_frag_t *this_frag = &skb_shinfo(skb)->frags[frag];
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
tx_index = alloc_tx_desc_index(mp);
|
2008-06-01 00:52:41 +00:00
|
|
|
desc = &mp->tx_desc_area[tx_index];
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
desc->cmd_sts = BUFFER_OWNED_BY_DMA;
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Last Frag enables interrupt and frees the skb */
|
|
|
|
if (frag == (skb_shinfo(skb)->nr_frags - 1)) {
|
2008-06-01 00:10:27 +00:00
|
|
|
desc->cmd_sts |= ZERO_PADDING |
|
|
|
|
TX_LAST_DESC |
|
|
|
|
TX_ENABLE_INTERRUPT;
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->tx_skb[tx_index] = skb;
|
|
|
|
} else
|
|
|
|
mp->tx_skb[tx_index] = NULL;
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
desc = &mp->tx_desc_area[tx_index];
|
2008-05-31 22:48:39 +00:00
|
|
|
desc->l4i_chk = 0;
|
|
|
|
desc->byte_cnt = this_frag->size;
|
|
|
|
desc->buf_ptr = dma_map_page(NULL, this_frag->page,
|
|
|
|
this_frag->page_offset,
|
|
|
|
this_frag->size,
|
|
|
|
DMA_TO_DEVICE);
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static inline __be16 sum16_as_be(__sum16 sum)
|
|
|
|
{
|
|
|
|
return (__force __be16)sum;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void tx_submit_descs_for_skb(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
struct sk_buff *skb)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
int tx_index;
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc *desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
u32 cmd_sts;
|
|
|
|
int length;
|
|
|
|
int nr_frags = skb_shinfo(skb)->nr_frags;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
cmd_sts = TX_FIRST_DESC | GEN_CRC | BUFFER_OWNED_BY_DMA;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
tx_index = alloc_tx_desc_index(mp);
|
2008-06-01 00:52:41 +00:00
|
|
|
desc = &mp->tx_desc_area[tx_index];
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
if (nr_frags) {
|
2008-06-01 00:10:27 +00:00
|
|
|
tx_fill_frag_descs(mp, skb);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
length = skb_headlen(skb);
|
|
|
|
mp->tx_skb[tx_index] = NULL;
|
|
|
|
} else {
|
2008-06-01 00:10:27 +00:00
|
|
|
cmd_sts |= ZERO_PADDING | TX_LAST_DESC | TX_ENABLE_INTERRUPT;
|
2008-05-31 22:48:39 +00:00
|
|
|
length = skb->len;
|
|
|
|
mp->tx_skb[tx_index] = skb;
|
|
|
|
}
|
|
|
|
|
|
|
|
desc->byte_cnt = length;
|
|
|
|
desc->buf_ptr = dma_map_single(NULL, skb->data, length, DMA_TO_DEVICE);
|
|
|
|
|
|
|
|
if (skb->ip_summed == CHECKSUM_PARTIAL) {
|
|
|
|
BUG_ON(skb->protocol != htons(ETH_P_IP));
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
cmd_sts |= GEN_TCP_UDP_CHECKSUM |
|
|
|
|
GEN_IP_V4_CHECKSUM |
|
|
|
|
ip_hdr(skb)->ihl << TX_IHL_SHIFT;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
switch (ip_hdr(skb)->protocol) {
|
|
|
|
case IPPROTO_UDP:
|
2008-06-01 00:10:27 +00:00
|
|
|
cmd_sts |= UDP_FRAME;
|
2008-05-31 22:48:39 +00:00
|
|
|
desc->l4i_chk = ntohs(sum16_as_be(udp_hdr(skb)->check));
|
|
|
|
break;
|
|
|
|
case IPPROTO_TCP:
|
|
|
|
desc->l4i_chk = ntohs(sum16_as_be(tcp_hdr(skb)->check));
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
BUG();
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* Errata BTS #50, IHL must be 5 if no HW checksum */
|
2008-06-01 00:10:27 +00:00
|
|
|
cmd_sts |= 5 << TX_IHL_SHIFT;
|
2008-05-31 22:48:39 +00:00
|
|
|
desc->l4i_chk = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* ensure all other descriptors are written before first cmd_sts */
|
|
|
|
wmb();
|
|
|
|
desc->cmd_sts = cmd_sts;
|
|
|
|
|
|
|
|
/* ensure all descriptors are written before poking hardware */
|
|
|
|
wmb();
|
2008-06-01 00:00:31 +00:00
|
|
|
mv643xx_eth_port_enable_tx(mp, 1);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
mp->tx_desc_count += nr_frags + 1;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_start_xmit(struct sk_buff *skb, struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
struct net_device_stats *stats = &dev->stats;
|
|
|
|
unsigned long flags;
|
2008-03-18 18:36:08 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
BUG_ON(netif_queue_stopped(dev));
|
2008-03-18 18:36:08 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (has_tiny_unaligned_frags(skb) && __skb_linearize(skb)) {
|
|
|
|
stats->tx_dropped++;
|
|
|
|
printk(KERN_DEBUG "%s: failed to linearize tiny "
|
|
|
|
"unaligned fragment\n", dev->name);
|
|
|
|
return NETDEV_TX_BUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mp->lock, flags);
|
|
|
|
|
|
|
|
if (mp->tx_ring_size - mp->tx_desc_count < MAX_DESCS_PER_SKB) {
|
|
|
|
printk(KERN_ERR "%s: transmit with queue full\n", dev->name);
|
|
|
|
netif_stop_queue(dev);
|
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
|
|
|
return NETDEV_TX_BUSY;
|
|
|
|
}
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
tx_submit_descs_for_skb(mp, skb);
|
2008-05-31 22:48:39 +00:00
|
|
|
stats->tx_bytes += skb->len;
|
|
|
|
stats->tx_packets++;
|
|
|
|
dev->trans_start = jiffies;
|
|
|
|
|
|
|
|
if (mp->tx_ring_size - mp->tx_desc_count < MAX_DESCS_PER_SKB)
|
|
|
|
netif_stop_queue(dev);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
|
|
|
|
|
|
|
return NETDEV_TX_OK;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* mii management interface *************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static int phy_addr_get(struct mv643xx_eth_private *mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void read_smi_reg(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int phy_reg, unsigned int *value)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
void __iomem *smi_reg = mp->shared_smi->base + SMI_REG;
|
|
|
|
int phy_addr = phy_addr_get(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned long flags;
|
2005-04-16 22:20:36 +00:00
|
|
|
int i;
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* the SMI register is a shared resource */
|
|
|
|
spin_lock_irqsave(&mp->shared_smi->phy_lock, flags);
|
|
|
|
|
|
|
|
/* wait for the SMI register to become available */
|
2008-06-01 00:10:27 +00:00
|
|
|
for (i = 0; readl(smi_reg) & SMI_BUSY; i++) {
|
2008-05-31 23:29:14 +00:00
|
|
|
if (i == 1000) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk("%s: PHY busy timeout\n", mp->dev->name);
|
|
|
|
goto out;
|
|
|
|
}
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
writel((phy_addr << 16) | (phy_reg << 21) | SMI_OPCODE_READ, smi_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* now wait for the data to be valid */
|
2008-06-01 00:10:27 +00:00
|
|
|
for (i = 0; !(readl(smi_reg) & SMI_READ_VALID); i++) {
|
2008-05-31 23:29:14 +00:00
|
|
|
if (i == 1000) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk("%s: PHY read timeout\n", mp->dev->name);
|
|
|
|
goto out;
|
|
|
|
}
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
*value = readl(smi_reg) & 0xffff;
|
|
|
|
out:
|
|
|
|
spin_unlock_irqrestore(&mp->shared_smi->phy_lock, flags);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void write_smi_reg(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int phy_reg, unsigned int value)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
void __iomem *smi_reg = mp->shared_smi->base + SMI_REG;
|
|
|
|
int phy_addr = phy_addr_get(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned long flags;
|
2005-04-16 22:20:36 +00:00
|
|
|
int i;
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* the SMI register is a shared resource */
|
|
|
|
spin_lock_irqsave(&mp->shared_smi->phy_lock, flags);
|
|
|
|
|
|
|
|
/* wait for the SMI register to become available */
|
2008-06-01 00:10:27 +00:00
|
|
|
for (i = 0; readl(smi_reg) & SMI_BUSY; i++) {
|
2008-05-31 23:29:14 +00:00
|
|
|
if (i == 1000) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk("%s: PHY busy timeout\n", mp->dev->name);
|
|
|
|
goto out;
|
|
|
|
}
|
2008-05-31 23:29:14 +00:00
|
|
|
udelay(10);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
writel((phy_addr << 16) | (phy_reg << 21) |
|
2008-06-01 00:10:27 +00:00
|
|
|
SMI_OPCODE_WRITE | (value & 0xffff), smi_reg);
|
2008-05-31 22:48:39 +00:00
|
|
|
out:
|
|
|
|
spin_unlock_irqrestore(&mp->shared_smi->phy_lock, flags);
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* mib counters *************************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static void clear_mib_counters(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Perform dummy reads from MIB counters */
|
2008-05-31 23:29:58 +00:00
|
|
|
for (i = 0; i < 0x80; i += 4)
|
2008-05-31 23:03:23 +00:00
|
|
|
rdl(mp, MIB_COUNTERS(port_num) + i);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static inline u32 read_mib(struct mv643xx_eth_private *mp, int offset)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-05-31 23:03:23 +00:00
|
|
|
return rdl(mp, MIB_COUNTERS(mp->port_num) + offset);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void update_mib_counters(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mib_counters *p = &mp->mib_counters;
|
2008-05-31 23:29:58 +00:00
|
|
|
|
|
|
|
p->good_octets_received += read_mib(mp, 0x00);
|
|
|
|
p->good_octets_received += (u64)read_mib(mp, 0x04) << 32;
|
|
|
|
p->bad_octets_received += read_mib(mp, 0x08);
|
|
|
|
p->internal_mac_transmit_err += read_mib(mp, 0x0c);
|
|
|
|
p->good_frames_received += read_mib(mp, 0x10);
|
|
|
|
p->bad_frames_received += read_mib(mp, 0x14);
|
|
|
|
p->broadcast_frames_received += read_mib(mp, 0x18);
|
|
|
|
p->multicast_frames_received += read_mib(mp, 0x1c);
|
|
|
|
p->frames_64_octets += read_mib(mp, 0x20);
|
|
|
|
p->frames_65_to_127_octets += read_mib(mp, 0x24);
|
|
|
|
p->frames_128_to_255_octets += read_mib(mp, 0x28);
|
|
|
|
p->frames_256_to_511_octets += read_mib(mp, 0x2c);
|
|
|
|
p->frames_512_to_1023_octets += read_mib(mp, 0x30);
|
|
|
|
p->frames_1024_to_max_octets += read_mib(mp, 0x34);
|
|
|
|
p->good_octets_sent += read_mib(mp, 0x38);
|
|
|
|
p->good_octets_sent += (u64)read_mib(mp, 0x3c) << 32;
|
|
|
|
p->good_frames_sent += read_mib(mp, 0x40);
|
|
|
|
p->excessive_collision += read_mib(mp, 0x44);
|
|
|
|
p->multicast_frames_sent += read_mib(mp, 0x48);
|
|
|
|
p->broadcast_frames_sent += read_mib(mp, 0x4c);
|
|
|
|
p->unrec_mac_control_received += read_mib(mp, 0x50);
|
|
|
|
p->fc_sent += read_mib(mp, 0x54);
|
|
|
|
p->good_fc_received += read_mib(mp, 0x58);
|
|
|
|
p->bad_fc_received += read_mib(mp, 0x5c);
|
|
|
|
p->undersize_received += read_mib(mp, 0x60);
|
|
|
|
p->fragments_received += read_mib(mp, 0x64);
|
|
|
|
p->oversize_received += read_mib(mp, 0x68);
|
|
|
|
p->jabber_received += read_mib(mp, 0x6c);
|
|
|
|
p->mac_receive_error += read_mib(mp, 0x70);
|
|
|
|
p->bad_crc_event += read_mib(mp, 0x74);
|
|
|
|
p->collision += read_mib(mp, 0x78);
|
|
|
|
p->late_collision += read_mib(mp, 0x7c);
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* ethtool ******************************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_stats {
|
2008-05-31 22:48:39 +00:00
|
|
|
char stat_string[ETH_GSTRING_LEN];
|
|
|
|
int sizeof_stat;
|
|
|
|
int stat_offset;
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#define MV643XX_ETH_STAT(m) FIELD_SIZEOF(struct mv643xx_eth_private, m), \
|
|
|
|
offsetof(struct mv643xx_eth_private, m)
|
|
|
|
|
|
|
|
static const struct mv643xx_eth_stats mv643xx_eth_gstrings_stats[] = {
|
|
|
|
{ "rx_packets", MV643XX_ETH_STAT(stats.rx_packets) },
|
|
|
|
{ "tx_packets", MV643XX_ETH_STAT(stats.tx_packets) },
|
|
|
|
{ "rx_bytes", MV643XX_ETH_STAT(stats.rx_bytes) },
|
|
|
|
{ "tx_bytes", MV643XX_ETH_STAT(stats.tx_bytes) },
|
|
|
|
{ "rx_errors", MV643XX_ETH_STAT(stats.rx_errors) },
|
|
|
|
{ "tx_errors", MV643XX_ETH_STAT(stats.tx_errors) },
|
|
|
|
{ "rx_dropped", MV643XX_ETH_STAT(stats.rx_dropped) },
|
|
|
|
{ "tx_dropped", MV643XX_ETH_STAT(stats.tx_dropped) },
|
|
|
|
{ "good_octets_received", MV643XX_ETH_STAT(mib_counters.good_octets_received) },
|
|
|
|
{ "bad_octets_received", MV643XX_ETH_STAT(mib_counters.bad_octets_received) },
|
|
|
|
{ "internal_mac_transmit_err", MV643XX_ETH_STAT(mib_counters.internal_mac_transmit_err) },
|
|
|
|
{ "good_frames_received", MV643XX_ETH_STAT(mib_counters.good_frames_received) },
|
|
|
|
{ "bad_frames_received", MV643XX_ETH_STAT(mib_counters.bad_frames_received) },
|
|
|
|
{ "broadcast_frames_received", MV643XX_ETH_STAT(mib_counters.broadcast_frames_received) },
|
|
|
|
{ "multicast_frames_received", MV643XX_ETH_STAT(mib_counters.multicast_frames_received) },
|
|
|
|
{ "frames_64_octets", MV643XX_ETH_STAT(mib_counters.frames_64_octets) },
|
|
|
|
{ "frames_65_to_127_octets", MV643XX_ETH_STAT(mib_counters.frames_65_to_127_octets) },
|
|
|
|
{ "frames_128_to_255_octets", MV643XX_ETH_STAT(mib_counters.frames_128_to_255_octets) },
|
|
|
|
{ "frames_256_to_511_octets", MV643XX_ETH_STAT(mib_counters.frames_256_to_511_octets) },
|
|
|
|
{ "frames_512_to_1023_octets", MV643XX_ETH_STAT(mib_counters.frames_512_to_1023_octets) },
|
|
|
|
{ "frames_1024_to_max_octets", MV643XX_ETH_STAT(mib_counters.frames_1024_to_max_octets) },
|
|
|
|
{ "good_octets_sent", MV643XX_ETH_STAT(mib_counters.good_octets_sent) },
|
|
|
|
{ "good_frames_sent", MV643XX_ETH_STAT(mib_counters.good_frames_sent) },
|
|
|
|
{ "excessive_collision", MV643XX_ETH_STAT(mib_counters.excessive_collision) },
|
|
|
|
{ "multicast_frames_sent", MV643XX_ETH_STAT(mib_counters.multicast_frames_sent) },
|
|
|
|
{ "broadcast_frames_sent", MV643XX_ETH_STAT(mib_counters.broadcast_frames_sent) },
|
|
|
|
{ "unrec_mac_control_received", MV643XX_ETH_STAT(mib_counters.unrec_mac_control_received) },
|
|
|
|
{ "fc_sent", MV643XX_ETH_STAT(mib_counters.fc_sent) },
|
|
|
|
{ "good_fc_received", MV643XX_ETH_STAT(mib_counters.good_fc_received) },
|
|
|
|
{ "bad_fc_received", MV643XX_ETH_STAT(mib_counters.bad_fc_received) },
|
|
|
|
{ "undersize_received", MV643XX_ETH_STAT(mib_counters.undersize_received) },
|
|
|
|
{ "fragments_received", MV643XX_ETH_STAT(mib_counters.fragments_received) },
|
|
|
|
{ "oversize_received", MV643XX_ETH_STAT(mib_counters.oversize_received) },
|
|
|
|
{ "jabber_received", MV643XX_ETH_STAT(mib_counters.jabber_received) },
|
|
|
|
{ "mac_receive_error", MV643XX_ETH_STAT(mib_counters.mac_receive_error) },
|
|
|
|
{ "bad_crc_event", MV643XX_ETH_STAT(mib_counters.bad_crc_event) },
|
|
|
|
{ "collision", MV643XX_ETH_STAT(mib_counters.collision) },
|
|
|
|
{ "late_collision", MV643XX_ETH_STAT(mib_counters.late_collision) },
|
2008-05-31 22:48:39 +00:00
|
|
|
};
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#define MV643XX_ETH_STATS_LEN ARRAY_SIZE(mv643xx_eth_gstrings_stats)
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int mv643xx_eth_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2006-01-27 08:15:30 +00:00
|
|
|
int err;
|
|
|
|
|
|
|
|
spin_lock_irq(&mp->lock);
|
|
|
|
err = mii_ethtool_gset(&mp->mii, cmd);
|
|
|
|
spin_unlock_irq(&mp->lock);
|
|
|
|
|
|
|
|
/* The PHY may support 1000baseT_Half, but the mv643xx does not */
|
|
|
|
cmd->supported &= ~SUPPORTED_1000baseT_Half;
|
|
|
|
cmd->advertising &= ~ADVERTISED_1000baseT_Half;
|
|
|
|
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int mv643xx_eth_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2006-01-16 23:59:21 +00:00
|
|
|
int err;
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_lock_irq(&mp->lock);
|
|
|
|
err = mii_ethtool_sset(&mp->mii, cmd);
|
|
|
|
spin_unlock_irq(&mp->lock);
|
2007-03-08 05:21:23 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return err;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_get_drvinfo(struct net_device *netdev,
|
2008-05-31 22:48:39 +00:00
|
|
|
struct ethtool_drvinfo *drvinfo)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
strncpy(drvinfo->driver, mv643xx_eth_driver_name, 32);
|
|
|
|
strncpy(drvinfo->version, mv643xx_eth_driver_version, 32);
|
2008-05-31 22:48:39 +00:00
|
|
|
strncpy(drvinfo->fw_version, "N/A", 32);
|
|
|
|
strncpy(drvinfo->bus_info, "mv643xx", 32);
|
2008-06-01 00:18:13 +00:00
|
|
|
drvinfo->n_stats = MV643XX_ETH_STATS_LEN;
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_nway_restart(struct net_device *dev)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return mii_nway_restart(&mp->mii);
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static u32 mv643xx_eth_get_link(struct net_device *dev)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return mii_link_ok(&mp->mii);
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_get_strings(struct net_device *netdev, uint32_t stringset,
|
2008-05-31 22:48:39 +00:00
|
|
|
uint8_t *data)
|
|
|
|
{
|
|
|
|
int i;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
switch(stringset) {
|
|
|
|
case ETH_SS_STATS:
|
2008-06-01 00:18:13 +00:00
|
|
|
for (i=0; i < MV643XX_ETH_STATS_LEN; i++) {
|
2008-05-31 22:48:39 +00:00
|
|
|
memcpy(data + i * ETH_GSTRING_LEN,
|
2008-06-01 00:18:13 +00:00
|
|
|
mv643xx_eth_gstrings_stats[i].stat_string,
|
|
|
|
ETH_GSTRING_LEN);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_get_ethtool_stats(struct net_device *netdev,
|
2008-05-31 22:48:39 +00:00
|
|
|
struct ethtool_stats *stats, uint64_t *data)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev->priv;
|
2008-05-31 22:48:39 +00:00
|
|
|
int i;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
update_mib_counters(mp);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
for (i = 0; i < MV643XX_ETH_STATS_LEN; i++) {
|
|
|
|
char *p = (char *)mp+mv643xx_eth_gstrings_stats[i].stat_offset;
|
|
|
|
data[i] = (mv643xx_eth_gstrings_stats[i].sizeof_stat ==
|
2008-05-31 22:48:39 +00:00
|
|
|
sizeof(uint64_t)) ? *(uint64_t *)p : *(uint32_t *)p;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int mv643xx_eth_get_sset_count(struct net_device *netdev, int sset)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
switch (sset) {
|
|
|
|
case ETH_SS_STATS:
|
2008-06-01 00:18:13 +00:00
|
|
|
return MV643XX_ETH_STATS_LEN;
|
2008-05-31 22:48:39 +00:00
|
|
|
default:
|
|
|
|
return -EOPNOTSUPP;
|
|
|
|
}
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static const struct ethtool_ops mv643xx_eth_ethtool_ops = {
|
|
|
|
.get_settings = mv643xx_eth_get_settings,
|
|
|
|
.set_settings = mv643xx_eth_set_settings,
|
|
|
|
.get_drvinfo = mv643xx_eth_get_drvinfo,
|
2008-05-31 22:48:39 +00:00
|
|
|
.get_link = mv643xx_eth_get_link,
|
|
|
|
.set_sg = ethtool_op_set_sg,
|
2008-06-01 00:18:13 +00:00
|
|
|
.get_sset_count = mv643xx_eth_get_sset_count,
|
|
|
|
.get_ethtool_stats = mv643xx_eth_get_ethtool_stats,
|
|
|
|
.get_strings = mv643xx_eth_get_strings,
|
2008-05-31 22:48:39 +00:00
|
|
|
.nway_reset = mv643xx_eth_nway_restart,
|
|
|
|
};
|
2005-04-16 22:20:36 +00:00
|
|
|
|
[NET]: Make NAPI polling independent of struct net_device objects.
Several devices have multiple independant RX queues per net
device, and some have a single interrupt doorbell for several
queues.
In either case, it's easier to support layouts like that if the
structure representing the poll is independant from the net
device itself.
The signature of the ->poll() call back goes from:
int foo_poll(struct net_device *dev, int *budget)
to
int foo_poll(struct napi_struct *napi, int budget)
The caller is returned the number of RX packets processed (or
the number of "NAPI credits" consumed if you want to get
abstract). The callee no longer messes around bumping
dev->quota, *budget, etc. because that is all handled in the
caller upon return.
The napi_struct is to be embedded in the device driver private data
structures.
Furthermore, it is the driver's responsibility to disable all NAPI
instances in it's ->stop() device close handler. Since the
napi_struct is privatized into the driver's private data structures,
only the driver knows how to get at all of the napi_struct instances
it may have per-device.
With lots of help and suggestions from Rusty Russell, Roland Dreier,
Michael Chan, Jeff Garzik, and Jamal Hadi Salim.
Bug fixes from Thomas Graf, Roland Dreier, Peter Zijlstra,
Joseph Fannin, Scott Wood, Hans J. Koch, and Michael Chan.
[ Ported to current tree and all drivers converted. Integrated
Stephen's follow-on kerneldoc additions, and restored poll_list
handling to the old style to fix mutual exclusion issues. -DaveM ]
Signed-off-by: Stephen Hemminger <shemminger@linux-foundation.org>
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-10-03 23:41:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* address handling *********************************************************/
|
2008-06-01 00:52:41 +00:00
|
|
|
static void uc_addr_get(struct mv643xx_eth_private *mp, unsigned char *addr)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
unsigned int mac_h;
|
|
|
|
unsigned int mac_l;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mac_h = rdl(mp, MAC_ADDR_HIGH(port_num));
|
|
|
|
mac_l = rdl(mp, MAC_ADDR_LOW(port_num));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
addr[0] = (mac_h >> 24) & 0xff;
|
|
|
|
addr[1] = (mac_h >> 16) & 0xff;
|
|
|
|
addr[2] = (mac_h >> 8) & 0xff;
|
|
|
|
addr[3] = mac_h & 0xff;
|
|
|
|
addr[4] = (mac_l >> 8) & 0xff;
|
|
|
|
addr[5] = mac_l & 0xff;
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void init_mac_tables(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
int table_index;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Clear DA filter unicast table (Ex_dFUT) */
|
|
|
|
for (table_index = 0; table_index <= 0xC; table_index += 4)
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, UNICAST_TABLE(port_num) + table_index, 0);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (table_index = 0; table_index <= 0xFC; table_index += 4) {
|
|
|
|
/* Clear DA filter special multicast table (Ex_dFSMT) */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, SPECIAL_MCAST_TABLE(port_num) + table_index, 0);
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Clear DA filter other multicast table (Ex_dFOMT) */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, OTHER_MCAST_TABLE(port_num) + table_index, 0);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
}
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void set_filter_table_entry(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
int table, unsigned char entry)
|
|
|
|
{
|
|
|
|
unsigned int table_reg;
|
|
|
|
unsigned int tbl_offset;
|
|
|
|
unsigned int reg_offset;
|
2006-01-16 23:59:21 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
tbl_offset = (entry / 4) * 4; /* Register offset of DA table entry */
|
|
|
|
reg_offset = entry % 4; /* Entry offset within the register */
|
2006-01-16 23:59:21 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Set "accepts frame bit" at specified table entry */
|
|
|
|
table_reg = rdl(mp, table + tbl_offset);
|
|
|
|
table_reg |= 0x01 << (8 * reg_offset);
|
|
|
|
wrl(mp, table + tbl_offset, table_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
static void uc_addr_set(struct mv643xx_eth_private *mp, unsigned char *addr)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
unsigned int mac_h;
|
|
|
|
unsigned int mac_l;
|
|
|
|
int table;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
mac_l = (addr[4] << 8) | (addr[5]);
|
|
|
|
mac_h = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) |
|
|
|
|
(addr[3] << 0);
|
2006-03-03 17:02:51 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
wrl(mp, MAC_ADDR_LOW(port_num), mac_l);
|
|
|
|
wrl(mp, MAC_ADDR_HIGH(port_num), mac_h);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Accept frames with this address */
|
2008-05-31 23:03:23 +00:00
|
|
|
table = UNICAST_TABLE(port_num);
|
2008-06-01 00:52:41 +00:00
|
|
|
set_filter_table_entry(mp, table, addr[5] & 0x0f);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_update_mac_address(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
init_mac_tables(mp);
|
|
|
|
uc_addr_set(mp, dev->dev_addr);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_set_mac_address(struct net_device *dev, void *addr)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
int i;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < 6; i++)
|
|
|
|
/* +2 is for the offset of the HW addr type */
|
|
|
|
dev->dev_addr[i] = ((unsigned char *)addr)[i + 2];
|
|
|
|
mv643xx_eth_update_mac_address(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
static void mc_addr(struct mv643xx_eth_private *mp, unsigned char *addr)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
unsigned int port_num = mp->port_num;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int mac_h;
|
|
|
|
unsigned int mac_l;
|
|
|
|
unsigned char crc_result = 0;
|
|
|
|
int table;
|
|
|
|
int mac_array[48];
|
|
|
|
int crc[8];
|
|
|
|
int i;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
if ((addr[0] == 0x01) && (addr[1] == 0x00) &&
|
|
|
|
(addr[2] == 0x5E) && (addr[3] == 0x00) && (addr[4] == 0x00)) {
|
2008-05-31 23:03:23 +00:00
|
|
|
table = SPECIAL_MCAST_TABLE(port_num);
|
2008-06-01 00:52:41 +00:00
|
|
|
set_filter_table_entry(mp, table, addr[5]);
|
2008-05-31 22:48:39 +00:00
|
|
|
return;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Calculate CRC-8 out of the given address */
|
2008-06-01 00:52:41 +00:00
|
|
|
mac_h = (addr[0] << 8) | (addr[1]);
|
|
|
|
mac_l = (addr[2] << 24) | (addr[3] << 16) |
|
|
|
|
(addr[4] << 8) | (addr[5] << 0);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < 32; i++)
|
|
|
|
mac_array[i] = (mac_l >> i) & 0x1;
|
|
|
|
for (i = 32; i < 48; i++)
|
|
|
|
mac_array[i] = (mac_h >> (i - 32)) & 0x1;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[0] = mac_array[45] ^ mac_array[43] ^ mac_array[40] ^ mac_array[39] ^
|
|
|
|
mac_array[35] ^ mac_array[34] ^ mac_array[31] ^ mac_array[30] ^
|
|
|
|
mac_array[28] ^ mac_array[23] ^ mac_array[21] ^ mac_array[19] ^
|
|
|
|
mac_array[18] ^ mac_array[16] ^ mac_array[14] ^ mac_array[12] ^
|
|
|
|
mac_array[8] ^ mac_array[7] ^ mac_array[6] ^ mac_array[0];
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[1] = mac_array[46] ^ mac_array[45] ^ mac_array[44] ^ mac_array[43] ^
|
|
|
|
mac_array[41] ^ mac_array[39] ^ mac_array[36] ^ mac_array[34] ^
|
|
|
|
mac_array[32] ^ mac_array[30] ^ mac_array[29] ^ mac_array[28] ^
|
|
|
|
mac_array[24] ^ mac_array[23] ^ mac_array[22] ^ mac_array[21] ^
|
|
|
|
mac_array[20] ^ mac_array[18] ^ mac_array[17] ^ mac_array[16] ^
|
|
|
|
mac_array[15] ^ mac_array[14] ^ mac_array[13] ^ mac_array[12] ^
|
|
|
|
mac_array[9] ^ mac_array[6] ^ mac_array[1] ^ mac_array[0];
|
2006-01-16 23:52:13 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[2] = mac_array[47] ^ mac_array[46] ^ mac_array[44] ^ mac_array[43] ^
|
|
|
|
mac_array[42] ^ mac_array[39] ^ mac_array[37] ^ mac_array[34] ^
|
|
|
|
mac_array[33] ^ mac_array[29] ^ mac_array[28] ^ mac_array[25] ^
|
|
|
|
mac_array[24] ^ mac_array[22] ^ mac_array[17] ^ mac_array[15] ^
|
|
|
|
mac_array[13] ^ mac_array[12] ^ mac_array[10] ^ mac_array[8] ^
|
|
|
|
mac_array[6] ^ mac_array[2] ^ mac_array[1] ^ mac_array[0];
|
2006-01-16 23:52:13 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[3] = mac_array[47] ^ mac_array[45] ^ mac_array[44] ^ mac_array[43] ^
|
|
|
|
mac_array[40] ^ mac_array[38] ^ mac_array[35] ^ mac_array[34] ^
|
|
|
|
mac_array[30] ^ mac_array[29] ^ mac_array[26] ^ mac_array[25] ^
|
|
|
|
mac_array[23] ^ mac_array[18] ^ mac_array[16] ^ mac_array[14] ^
|
|
|
|
mac_array[13] ^ mac_array[11] ^ mac_array[9] ^ mac_array[7] ^
|
|
|
|
mac_array[3] ^ mac_array[2] ^ mac_array[1];
|
2006-01-16 23:52:13 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[4] = mac_array[46] ^ mac_array[45] ^ mac_array[44] ^ mac_array[41] ^
|
|
|
|
mac_array[39] ^ mac_array[36] ^ mac_array[35] ^ mac_array[31] ^
|
|
|
|
mac_array[30] ^ mac_array[27] ^ mac_array[26] ^ mac_array[24] ^
|
|
|
|
mac_array[19] ^ mac_array[17] ^ mac_array[15] ^ mac_array[14] ^
|
|
|
|
mac_array[12] ^ mac_array[10] ^ mac_array[8] ^ mac_array[4] ^
|
|
|
|
mac_array[3] ^ mac_array[2];
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[5] = mac_array[47] ^ mac_array[46] ^ mac_array[45] ^ mac_array[42] ^
|
|
|
|
mac_array[40] ^ mac_array[37] ^ mac_array[36] ^ mac_array[32] ^
|
|
|
|
mac_array[31] ^ mac_array[28] ^ mac_array[27] ^ mac_array[25] ^
|
|
|
|
mac_array[20] ^ mac_array[18] ^ mac_array[16] ^ mac_array[15] ^
|
|
|
|
mac_array[13] ^ mac_array[11] ^ mac_array[9] ^ mac_array[5] ^
|
|
|
|
mac_array[4] ^ mac_array[3];
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[6] = mac_array[47] ^ mac_array[46] ^ mac_array[43] ^ mac_array[41] ^
|
|
|
|
mac_array[38] ^ mac_array[37] ^ mac_array[33] ^ mac_array[32] ^
|
|
|
|
mac_array[29] ^ mac_array[28] ^ mac_array[26] ^ mac_array[21] ^
|
|
|
|
mac_array[19] ^ mac_array[17] ^ mac_array[16] ^ mac_array[14] ^
|
|
|
|
mac_array[12] ^ mac_array[10] ^ mac_array[6] ^ mac_array[5] ^
|
|
|
|
mac_array[4];
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
crc[7] = mac_array[47] ^ mac_array[44] ^ mac_array[42] ^ mac_array[39] ^
|
|
|
|
mac_array[38] ^ mac_array[34] ^ mac_array[33] ^ mac_array[30] ^
|
|
|
|
mac_array[29] ^ mac_array[27] ^ mac_array[22] ^ mac_array[20] ^
|
|
|
|
mac_array[18] ^ mac_array[17] ^ mac_array[15] ^ mac_array[13] ^
|
|
|
|
mac_array[11] ^ mac_array[7] ^ mac_array[6] ^ mac_array[5];
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < 8; i++)
|
|
|
|
crc_result = crc_result | (crc[i] << i);
|
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
table = OTHER_MCAST_TABLE(port_num);
|
2008-06-01 00:10:27 +00:00
|
|
|
set_filter_table_entry(mp, table, crc_result);
|
2006-03-03 17:02:05 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
static void set_multicast_list(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
struct dev_mc_list *mc_list;
|
|
|
|
int i;
|
|
|
|
int table_index;
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-06-01 00:10:27 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* If the device is in promiscuous mode or in all multicast mode,
|
|
|
|
* we will fully populate both multicast tables with accept.
|
|
|
|
* This is guaranteed to yield a match on all multicast addresses...
|
|
|
|
*/
|
|
|
|
if ((dev->flags & IFF_PROMISC) || (dev->flags & IFF_ALLMULTI)) {
|
|
|
|
for (table_index = 0; table_index <= 0xFC; table_index += 4) {
|
|
|
|
/* Set all entries in DA filter special multicast
|
|
|
|
* table (Ex_dFSMT)
|
|
|
|
* Set for ETH_Q0 for now
|
|
|
|
* Bits
|
|
|
|
* 0 Accept=1, Drop=0
|
|
|
|
* 3-1 Queue ETH_Q0=0
|
|
|
|
* 7-4 Reserved = 0;
|
|
|
|
*/
|
2008-06-01 00:10:27 +00:00
|
|
|
wrl(mp, SPECIAL_MCAST_TABLE(port_num) + table_index, 0x01010101);
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Set all entries in DA filter other multicast
|
|
|
|
* table (Ex_dFOMT)
|
|
|
|
* Set for ETH_Q0 for now
|
|
|
|
* Bits
|
|
|
|
* 0 Accept=1, Drop=0
|
|
|
|
* 3-1 Queue ETH_Q0=0
|
|
|
|
* 7-4 Reserved = 0;
|
|
|
|
*/
|
2008-06-01 00:10:27 +00:00
|
|
|
wrl(mp, OTHER_MCAST_TABLE(port_num) + table_index, 0x01010101);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
return;
|
|
|
|
}
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* We will clear out multicast tables every time we get the list.
|
|
|
|
* Then add the entire new list...
|
|
|
|
*/
|
|
|
|
for (table_index = 0; table_index <= 0xFC; table_index += 4) {
|
|
|
|
/* Clear DA filter special multicast table (Ex_dFSMT) */
|
2008-06-01 00:10:27 +00:00
|
|
|
wrl(mp, SPECIAL_MCAST_TABLE(port_num) + table_index, 0);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* Clear DA filter other multicast table (Ex_dFOMT) */
|
2008-06-01 00:10:27 +00:00
|
|
|
wrl(mp, OTHER_MCAST_TABLE(port_num) + table_index, 0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Get pointer to net_device multicast list and add each one... */
|
|
|
|
for (i = 0, mc_list = dev->mc_list;
|
|
|
|
(i < 256) && (mc_list != NULL) && (i < dev->mc_count);
|
|
|
|
i++, mc_list = mc_list->next)
|
|
|
|
if (mc_list->dmi_addrlen == 6)
|
2008-06-01 00:10:27 +00:00
|
|
|
mc_addr(mp, mc_list->dmi_addr);
|
2008-02-05 07:47:15 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_set_rx_mode(struct net_device *dev)
|
2006-03-03 17:02:05 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
u32 config_reg;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
config_reg = rdl(mp, PORT_CONFIG(mp->port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
if (dev->flags & IFF_PROMISC)
|
2008-05-31 23:22:06 +00:00
|
|
|
config_reg |= UNICAST_PROMISCUOUS_MODE;
|
2008-05-31 22:48:39 +00:00
|
|
|
else
|
2008-05-31 23:22:06 +00:00
|
|
|
config_reg &= ~UNICAST_PROMISCUOUS_MODE;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_CONFIG(mp->port_num), config_reg);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
set_multicast_list(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2006-03-03 17:02:05 +00:00
|
|
|
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* rx/tx queue initialisation ***********************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static void ether_init_rx_desc_ring(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
volatile struct rx_desc *p_rx_desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
int rx_desc_num = mp->rx_ring_size;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* initialize the next_desc_ptr links in the Rx descriptors ring */
|
2008-06-01 00:52:41 +00:00
|
|
|
p_rx_desc = (struct rx_desc *)mp->rx_desc_area;
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < rx_desc_num; i++) {
|
|
|
|
p_rx_desc[i].next_desc_ptr = mp->rx_desc_dma +
|
2008-06-01 00:10:27 +00:00
|
|
|
((i + 1) % rx_desc_num) * sizeof(struct rx_desc);
|
2006-01-16 23:52:13 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Save Rx desc pointer to driver struct. */
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_curr_desc = 0;
|
|
|
|
mp->rx_used_desc = 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
mp->rx_desc_area_size = rx_desc_num * sizeof(struct rx_desc);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_free_rx_rings(struct net_device *dev)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
int curr;
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Stop RX Queues */
|
|
|
|
mv643xx_eth_port_disable_rx(mp);
|
|
|
|
|
|
|
|
/* Free preallocated skb's on RX rings */
|
|
|
|
for (curr = 0; mp->rx_desc_count && curr < mp->rx_ring_size; curr++) {
|
|
|
|
if (mp->rx_skb[curr]) {
|
|
|
|
dev_kfree_skb(mp->rx_skb[curr]);
|
|
|
|
mp->rx_desc_count--;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2006-03-03 17:02:05 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mp->rx_desc_count)
|
|
|
|
printk(KERN_ERR
|
|
|
|
"%s: Error in freeing Rx Ring. %d skb's still"
|
|
|
|
" stuck in RX Ring - ignoring them\n", dev->name,
|
|
|
|
mp->rx_desc_count);
|
|
|
|
/* Free RX ring */
|
|
|
|
if (mp->rx_sram_size)
|
2008-06-01 00:52:41 +00:00
|
|
|
iounmap(mp->rx_desc_area);
|
2008-05-31 22:48:39 +00:00
|
|
|
else
|
|
|
|
dma_free_coherent(NULL, mp->rx_desc_area_size,
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_desc_area, mp->rx_desc_dma);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void ether_init_tx_desc_ring(struct mv643xx_eth_private *mp)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
|
|
|
int tx_desc_num = mp->tx_ring_size;
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc *p_tx_desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
int i;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Initialize the next_desc_ptr links in the Tx descriptors ring */
|
2008-06-01 00:52:41 +00:00
|
|
|
p_tx_desc = (struct tx_desc *)mp->tx_desc_area;
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < tx_desc_num; i++) {
|
|
|
|
p_tx_desc[i].next_desc_ptr = mp->tx_desc_dma +
|
2008-06-01 00:10:27 +00:00
|
|
|
((i + 1) % tx_desc_num) * sizeof(struct tx_desc);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_curr_desc = 0;
|
|
|
|
mp->tx_used_desc = 0;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
mp->tx_desc_area_size = tx_desc_num * sizeof(struct tx_desc);
|
2006-03-03 17:02:05 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_free_tx_descs(struct net_device *dev, int force)
|
2006-03-03 17:02:05 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-06-01 00:10:27 +00:00
|
|
|
struct tx_desc *desc;
|
2008-05-31 22:48:39 +00:00
|
|
|
u32 cmd_sts;
|
|
|
|
struct sk_buff *skb;
|
2006-03-03 17:02:05 +00:00
|
|
|
unsigned long flags;
|
2008-05-31 22:48:39 +00:00
|
|
|
int tx_index;
|
|
|
|
dma_addr_t addr;
|
|
|
|
int count;
|
|
|
|
int released = 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
while (mp->tx_desc_count > 0) {
|
|
|
|
spin_lock_irqsave(&mp->lock, flags);
|
2006-04-12 01:24:26 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* tx_desc_count might have changed before acquiring the lock */
|
|
|
|
if (mp->tx_desc_count <= 0) {
|
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
|
|
|
return released;
|
|
|
|
}
|
2008-03-18 18:32:41 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
tx_index = mp->tx_used_desc;
|
|
|
|
desc = &mp->tx_desc_area[tx_index];
|
2008-05-31 22:48:39 +00:00
|
|
|
cmd_sts = desc->cmd_sts;
|
2008-03-18 18:32:41 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
if (!force && (cmd_sts & BUFFER_OWNED_BY_DMA)) {
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
|
|
|
return released;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_used_desc = (tx_index + 1) % mp->tx_ring_size;
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->tx_desc_count--;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
addr = desc->buf_ptr;
|
|
|
|
count = desc->byte_cnt;
|
|
|
|
skb = mp->tx_skb[tx_index];
|
|
|
|
if (skb)
|
|
|
|
mp->tx_skb[tx_index] = NULL;
|
2006-03-03 17:02:05 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
if (cmd_sts & ERROR_SUMMARY) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk("%s: Error in TX\n", dev->name);
|
|
|
|
dev->stats.tx_errors++;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_unlock_irqrestore(&mp->lock, flags);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
if (cmd_sts & TX_FIRST_DESC)
|
2008-05-31 22:48:39 +00:00
|
|
|
dma_unmap_single(NULL, addr, count, DMA_TO_DEVICE);
|
|
|
|
else
|
|
|
|
dma_unmap_page(NULL, addr, count, DMA_TO_DEVICE);
|
2006-01-17 00:00:24 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (skb)
|
|
|
|
dev_kfree_skb_irq(skb);
|
2005-09-02 20:49:10 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
released = 1;
|
|
|
|
}
|
2006-01-17 00:00:24 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return released;
|
2005-09-02 20:49:10 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_free_completed_tx_descs(struct net_device *dev)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mv643xx_eth_free_tx_descs(dev, 0) &&
|
|
|
|
mp->tx_ring_size - mp->tx_desc_count >= MAX_DESCS_PER_SKB)
|
|
|
|
netif_wake_queue(dev);
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_free_all_tx_descs(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_free_tx_descs(dev, 1);
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_free_tx_rings(struct net_device *dev)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2007-03-03 13:40:28 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Stop Tx Queues */
|
|
|
|
mv643xx_eth_port_disable_tx(mp);
|
2008-04-23 23:27:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Free outstanding skb's on TX ring */
|
|
|
|
mv643xx_eth_free_all_tx_descs(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
BUG_ON(mp->tx_used_desc != mp->tx_curr_desc);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Free TX ring */
|
|
|
|
if (mp->tx_sram_size)
|
2008-06-01 00:52:41 +00:00
|
|
|
iounmap(mp->tx_desc_area);
|
2008-05-31 22:48:39 +00:00
|
|
|
else
|
|
|
|
dma_free_coherent(NULL, mp->tx_desc_area_size,
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_desc_area, mp->tx_desc_dma);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* netdev ops and related ***************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static void port_reset(struct mv643xx_eth_private *mp);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_update_pscr(struct net_device *dev,
|
|
|
|
struct ethtool_cmd *ecmd)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
int port_num = mp->port_num;
|
|
|
|
u32 o_pscr, n_pscr;
|
|
|
|
unsigned int queues;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
o_pscr = rdl(mp, PORT_SERIAL_CONTROL(port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
n_pscr = o_pscr;
|
2005-09-02 20:49:10 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* clear speed, duplex and rx buffer size fields */
|
|
|
|
n_pscr &= ~(SET_MII_SPEED_TO_100 |
|
|
|
|
SET_GMII_SPEED_TO_1000 |
|
|
|
|
SET_FULL_DUPLEX_MODE |
|
|
|
|
MAX_RX_PACKET_MASK);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (ecmd->duplex == DUPLEX_FULL)
|
|
|
|
n_pscr |= SET_FULL_DUPLEX_MODE;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (ecmd->speed == SPEED_1000)
|
|
|
|
n_pscr |= SET_GMII_SPEED_TO_1000 |
|
|
|
|
MAX_RX_PACKET_9700BYTE;
|
|
|
|
else {
|
|
|
|
if (ecmd->speed == SPEED_100)
|
|
|
|
n_pscr |= SET_MII_SPEED_TO_100;
|
|
|
|
n_pscr |= MAX_RX_PACKET_1522BYTE;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (n_pscr != o_pscr) {
|
|
|
|
if ((o_pscr & SERIAL_PORT_ENABLE) == 0)
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), n_pscr);
|
2008-05-31 22:48:39 +00:00
|
|
|
else {
|
|
|
|
queues = mv643xx_eth_port_disable_tx(mp);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
o_pscr &= ~SERIAL_PORT_ENABLE;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), o_pscr);
|
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), n_pscr);
|
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), n_pscr);
|
2008-05-31 22:48:39 +00:00
|
|
|
if (queues)
|
|
|
|
mv643xx_eth_port_enable_tx(mp, queues);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2007-03-03 13:40:28 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static irqreturn_t mv643xx_eth_int_handler(int irq, void *dev_id)
|
|
|
|
{
|
|
|
|
struct net_device *dev = (struct net_device *)dev_id;
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-06-01 00:10:27 +00:00
|
|
|
u32 int_cause, int_cause_ext = 0;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2008-04-23 23:29:59 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Read interrupt cause registers */
|
2008-06-01 00:10:27 +00:00
|
|
|
int_cause = rdl(mp, INT_CAUSE(port_num)) & (INT_RX | INT_EXT);
|
|
|
|
if (int_cause & INT_EXT) {
|
|
|
|
int_cause_ext = rdl(mp, INT_CAUSE_EXT(port_num))
|
2008-06-01 00:00:31 +00:00
|
|
|
& (INT_EXT_LINK | INT_EXT_PHY | INT_EXT_TX);
|
2008-06-01 00:10:27 +00:00
|
|
|
wrl(mp, INT_CAUSE_EXT(port_num), ~int_cause_ext);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* PHY status changed */
|
2008-06-01 00:10:27 +00:00
|
|
|
if (int_cause_ext & (INT_EXT_LINK | INT_EXT_PHY)) {
|
2008-05-31 22:48:39 +00:00
|
|
|
struct ethtool_cmd cmd;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mii_link_ok(&mp->mii)) {
|
|
|
|
mii_ethtool_gset(&mp->mii, &cmd);
|
|
|
|
mv643xx_eth_update_pscr(dev, &cmd);
|
2008-06-01 00:00:31 +00:00
|
|
|
mv643xx_eth_port_enable_tx(mp, 1);
|
2008-05-31 22:48:39 +00:00
|
|
|
if (!netif_carrier_ok(dev)) {
|
|
|
|
netif_carrier_on(dev);
|
|
|
|
if (mp->tx_ring_size - mp->tx_desc_count >=
|
|
|
|
MAX_DESCS_PER_SKB)
|
|
|
|
netif_wake_queue(dev);
|
|
|
|
}
|
|
|
|
} else if (netif_carrier_ok(dev)) {
|
|
|
|
netif_stop_queue(dev);
|
|
|
|
netif_carrier_off(dev);
|
|
|
|
}
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
2008-06-01 00:10:27 +00:00
|
|
|
if (int_cause & INT_RX) {
|
2008-05-31 22:48:39 +00:00
|
|
|
/* schedule the NAPI poll routine to maintain port */
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), 0x00000000);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* wait for previous write to complete */
|
2008-05-31 23:03:23 +00:00
|
|
|
rdl(mp, INT_MASK(port_num));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
netif_rx_schedule(dev, &mp->napi);
|
2007-03-03 13:40:28 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
#else
|
2008-06-01 00:10:27 +00:00
|
|
|
if (int_cause & INT_RX)
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_receive_queue(dev, INT_MAX);
|
|
|
|
#endif
|
2008-06-01 00:10:27 +00:00
|
|
|
if (int_cause_ext & INT_EXT_TX)
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_free_completed_tx_descs(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-04-23 23:27:17 +00:00
|
|
|
/*
|
2008-05-31 22:48:39 +00:00
|
|
|
* If no real interrupt occured, exit.
|
|
|
|
* This can happen when using gigE interrupt coalescing mechanism.
|
2008-04-23 23:27:17 +00:00
|
|
|
*/
|
2008-06-01 00:10:27 +00:00
|
|
|
if ((int_cause == 0x0) && (int_cause_ext == 0x0))
|
2008-05-31 22:48:39 +00:00
|
|
|
return IRQ_NONE;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return IRQ_HANDLED;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void phy_reset(struct mv643xx_eth_private *mp)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int phy_reg_data;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Reset the PHY */
|
2008-06-01 00:10:27 +00:00
|
|
|
read_smi_reg(mp, 0, &phy_reg_data);
|
2008-05-31 22:48:39 +00:00
|
|
|
phy_reg_data |= 0x8000; /* Set bit 15 to reset the PHY */
|
2008-06-01 00:10:27 +00:00
|
|
|
write_smi_reg(mp, 0, phy_reg_data);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* wait for PHY to come out of reset */
|
|
|
|
do {
|
|
|
|
udelay(1);
|
2008-06-01 00:10:27 +00:00
|
|
|
read_smi_reg(mp, 0, &phy_reg_data);
|
2008-05-31 22:48:39 +00:00
|
|
|
} while (phy_reg_data & 0x8000);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
static void port_start(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
|
|
|
int tx_curr_desc, rx_curr_desc;
|
2006-01-27 08:15:30 +00:00
|
|
|
u32 pscr;
|
|
|
|
struct ethtool_cmd ethtool_cmd;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Assignment of Tx CTRP of given queue */
|
2008-06-01 00:52:41 +00:00
|
|
|
tx_curr_desc = mp->tx_curr_desc;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, TXQ_CURRENT_DESC_PTR(port_num),
|
2008-06-01 00:10:27 +00:00
|
|
|
(u32)((struct tx_desc *)mp->tx_desc_dma + tx_curr_desc));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Assignment of Rx CRDP of given queue */
|
2008-06-01 00:52:41 +00:00
|
|
|
rx_curr_desc = mp->rx_curr_desc;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, RXQ_CURRENT_DESC_PTR(port_num),
|
2008-06-01 00:10:27 +00:00
|
|
|
(u32)((struct rx_desc *)mp->rx_desc_dma + rx_curr_desc));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Add the assigned Ethernet address to the port's address table */
|
2008-06-01 00:10:27 +00:00
|
|
|
uc_addr_set(mp, dev->dev_addr);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:22:06 +00:00
|
|
|
/*
|
|
|
|
* Receive all unmatched unicast, TCP, UDP, BPDU and broadcast
|
|
|
|
* frames to RX queue #0.
|
|
|
|
*/
|
|
|
|
wrl(mp, PORT_CONFIG(port_num), 0x00000000);
|
2006-01-27 08:18:01 +00:00
|
|
|
|
2008-05-31 23:17:44 +00:00
|
|
|
/*
|
|
|
|
* Treat BPDUs as normal multicasts, and disable partition mode.
|
|
|
|
*/
|
|
|
|
wrl(mp, PORT_CONFIG_EXT(port_num), 0x00000000);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
pscr = rdl(mp, PORT_SERIAL_CONTROL(port_num));
|
2006-01-27 08:18:01 +00:00
|
|
|
|
2007-10-19 02:11:28 +00:00
|
|
|
pscr &= ~(SERIAL_PORT_ENABLE | FORCE_LINK_PASS);
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), pscr);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-10-19 02:11:28 +00:00
|
|
|
pscr |= DISABLE_AUTO_NEG_FOR_FLOW_CTRL |
|
|
|
|
DISABLE_AUTO_NEG_SPEED_GMII |
|
2008-05-31 23:22:37 +00:00
|
|
|
DISABLE_AUTO_NEG_FOR_DUPLEX |
|
2007-10-19 02:11:28 +00:00
|
|
|
DO_NOT_FORCE_LINK_FAIL |
|
|
|
|
SERIAL_PORT_CONTROL_RESERVED;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), pscr);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2007-10-19 02:11:28 +00:00
|
|
|
pscr |= SERIAL_PORT_ENABLE;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), pscr);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Assign port SDMA configuration */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, SDMA_CONFIG(port_num), PORT_SDMA_CONFIG_DEFAULT_VALUE);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
/* Enable port Rx. */
|
2008-06-01 00:00:31 +00:00
|
|
|
mv643xx_eth_port_enable_rx(mp, 1);
|
2005-09-02 19:34:35 +00:00
|
|
|
|
|
|
|
/* Disable port bandwidth limits by clearing MTU register */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, TX_BW_MTU(port_num), 0);
|
2006-01-27 08:15:30 +00:00
|
|
|
|
|
|
|
/* save phy settings across reset */
|
2008-06-01 00:18:13 +00:00
|
|
|
mv643xx_eth_get_settings(dev, ðtool_cmd);
|
2008-06-01 00:10:27 +00:00
|
|
|
phy_reset(mp);
|
2008-06-01 00:18:13 +00:00
|
|
|
mv643xx_eth_set_settings(dev, ðtool_cmd);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_COAL
|
|
|
|
static unsigned int set_rx_coal(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int delay)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-03-18 18:36:08 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int coal = ((mp->shared->t_clk / 1000000) * delay) / 64;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Set RX Coalescing mechanism */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, SDMA_CONFIG(port_num),
|
2008-05-31 22:48:39 +00:00
|
|
|
((coal & 0x3fff) << 8) |
|
2008-05-31 23:03:23 +00:00
|
|
|
(rdl(mp, SDMA_CONFIG(port_num))
|
2008-05-31 22:48:39 +00:00
|
|
|
& 0xffc000ff));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return coal;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static unsigned int set_tx_coal(struct mv643xx_eth_private *mp,
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int delay)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int coal = ((mp->shared->t_clk / 1000000) * delay) / 64;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Set TX Coalescing mechanism */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, TX_FIFO_URGENT_THRESHOLD(mp->port_num), coal << 4);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return coal;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void port_init(struct mv643xx_eth_private *mp)
|
2006-01-16 23:50:02 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
port_reset(mp);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
init_mac_tables(mp);
|
2006-01-16 23:50:02 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_open(struct net_device *dev)
|
2006-01-16 23:50:02 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-03-18 18:36:08 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int size;
|
|
|
|
int err;
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Clear any pending ethernet port interrupts */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, INT_CAUSE(port_num), 0);
|
|
|
|
wrl(mp, INT_CAUSE_EXT(port_num), 0);
|
2008-05-31 22:48:39 +00:00
|
|
|
/* wait for previous write to complete */
|
2008-05-31 23:03:23 +00:00
|
|
|
rdl(mp, INT_CAUSE_EXT(port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
err = request_irq(dev->irq, mv643xx_eth_int_handler,
|
|
|
|
IRQF_SHARED | IRQF_SAMPLE_RANDOM, dev->name, dev);
|
|
|
|
if (err) {
|
|
|
|
printk(KERN_ERR "%s: Can not assign IRQ\n", dev->name);
|
|
|
|
return -EAGAIN;
|
2006-01-16 23:50:02 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
port_init(mp);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
memset(&mp->timeout, 0, sizeof(struct timer_list));
|
|
|
|
mp->timeout.function = mv643xx_eth_rx_refill_descs_timer_wrapper;
|
|
|
|
mp->timeout.data = (unsigned long)dev;
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Allocate RX and TX skb rings */
|
|
|
|
mp->rx_skb = kmalloc(sizeof(*mp->rx_skb) * mp->rx_ring_size,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!mp->rx_skb) {
|
|
|
|
printk(KERN_ERR "%s: Cannot allocate Rx skb ring\n", dev->name);
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto out_free_irq;
|
|
|
|
}
|
|
|
|
mp->tx_skb = kmalloc(sizeof(*mp->tx_skb) * mp->tx_ring_size,
|
|
|
|
GFP_KERNEL);
|
|
|
|
if (!mp->tx_skb) {
|
|
|
|
printk(KERN_ERR "%s: Cannot allocate Tx skb ring\n", dev->name);
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto out_free_rx_skb;
|
|
|
|
}
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Allocate TX ring */
|
|
|
|
mp->tx_desc_count = 0;
|
2008-06-01 00:10:27 +00:00
|
|
|
size = mp->tx_ring_size * sizeof(struct tx_desc);
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->tx_desc_area_size = size;
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mp->tx_sram_size) {
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_desc_area = ioremap(mp->tx_sram_addr,
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->tx_sram_size);
|
|
|
|
mp->tx_desc_dma = mp->tx_sram_addr;
|
|
|
|
} else
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_desc_area = dma_alloc_coherent(NULL, size,
|
2008-05-31 22:48:39 +00:00
|
|
|
&mp->tx_desc_dma,
|
|
|
|
GFP_KERNEL);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
if (!mp->tx_desc_area) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_ERR "%s: Cannot allocate Tx Ring (size %d bytes)\n",
|
|
|
|
dev->name, size);
|
|
|
|
err = -ENOMEM;
|
|
|
|
goto out_free_tx_skb;
|
|
|
|
}
|
2008-06-01 00:52:41 +00:00
|
|
|
BUG_ON((u32) mp->tx_desc_area & 0xf); /* check 16-byte alignment */
|
|
|
|
memset((void *)mp->tx_desc_area, 0, mp->tx_desc_area_size);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
ether_init_tx_desc_ring(mp);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Allocate RX ring */
|
|
|
|
mp->rx_desc_count = 0;
|
2008-06-01 00:10:27 +00:00
|
|
|
size = mp->rx_ring_size * sizeof(struct rx_desc);
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->rx_desc_area_size = size;
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mp->rx_sram_size) {
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_desc_area = ioremap(mp->rx_sram_addr,
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->rx_sram_size);
|
|
|
|
mp->rx_desc_dma = mp->rx_sram_addr;
|
|
|
|
} else
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->rx_desc_area = dma_alloc_coherent(NULL, size,
|
2008-05-31 22:48:39 +00:00
|
|
|
&mp->rx_desc_dma,
|
|
|
|
GFP_KERNEL);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-06-01 00:52:41 +00:00
|
|
|
if (!mp->rx_desc_area) {
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_ERR "%s: Cannot allocate Rx ring (size %d bytes)\n",
|
|
|
|
dev->name, size);
|
|
|
|
printk(KERN_ERR "%s: Freeing previously allocated TX queues...",
|
|
|
|
dev->name);
|
|
|
|
if (mp->rx_sram_size)
|
2008-06-01 00:52:41 +00:00
|
|
|
iounmap(mp->tx_desc_area);
|
2008-05-31 22:48:39 +00:00
|
|
|
else
|
|
|
|
dma_free_coherent(NULL, mp->tx_desc_area_size,
|
2008-06-01 00:52:41 +00:00
|
|
|
mp->tx_desc_area, mp->tx_desc_dma);
|
2008-05-31 22:48:39 +00:00
|
|
|
err = -ENOMEM;
|
|
|
|
goto out_free_tx_skb;
|
|
|
|
}
|
2008-06-01 00:52:41 +00:00
|
|
|
memset((void *)mp->rx_desc_area, 0, size);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
ether_init_rx_desc_ring(mp);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_rx_refill_descs(dev); /* Fill RX ring with skb's */
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
2008-05-31 22:48:39 +00:00
|
|
|
napi_enable(&mp->napi);
|
|
|
|
#endif
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
port_start(dev);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Interrupt Coalescing */
|
2006-01-27 08:04:43 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_COAL
|
|
|
|
mp->rx_int_coal = set_rx_coal(mp, MV643XX_ETH_RX_COAL);
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
mp->tx_int_coal = set_tx_coal(mp, MV643XX_ETH_TX_COAL);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Unmask phy and link status changes interrupts */
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK_EXT(port_num), INT_EXT_LINK | INT_EXT_PHY | INT_EXT_TX);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Unmask RX buffer and TX end interrupt */
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), INT_RX | INT_EXT);
|
2006-01-16 23:50:02 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
out_free_tx_skb:
|
|
|
|
kfree(mp->tx_skb);
|
|
|
|
out_free_rx_skb:
|
|
|
|
kfree(mp->rx_skb);
|
|
|
|
out_free_irq:
|
|
|
|
free_irq(dev->irq, dev);
|
|
|
|
|
|
|
|
return err;
|
2006-01-16 23:50:02 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void port_reset(struct mv643xx_eth_private *mp)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-03-18 18:36:08 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int reg_data;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_port_disable_tx(mp);
|
|
|
|
mv643xx_eth_port_disable_rx(mp);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Clear all MIB counters */
|
2008-06-01 00:10:27 +00:00
|
|
|
clear_mib_counters(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
/* Reset the Enable bit in the Configuration Register */
|
2008-05-31 23:03:23 +00:00
|
|
|
reg_data = rdl(mp, PORT_SERIAL_CONTROL(port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
reg_data &= ~(SERIAL_PORT_ENABLE |
|
|
|
|
DO_NOT_FORCE_LINK_FAIL |
|
|
|
|
FORCE_LINK_PASS);
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PORT_SERIAL_CONTROL(port_num), reg_data);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_stop(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-03-18 18:36:08 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Mask all interrupts on ethernet port */
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), 0x00000000);
|
2008-05-31 22:48:39 +00:00
|
|
|
/* wait for previous write to complete */
|
2008-05-31 23:03:23 +00:00
|
|
|
rdl(mp, INT_MASK(port_num));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
2008-05-31 22:48:39 +00:00
|
|
|
napi_disable(&mp->napi);
|
|
|
|
#endif
|
|
|
|
netif_carrier_off(dev);
|
|
|
|
netif_stop_queue(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
port_reset(mp);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mv643xx_eth_free_tx_rings(dev);
|
|
|
|
mv643xx_eth_free_rx_rings(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
free_irq(dev->irq, dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return generic_mii_ioctl(&mp->mii, if_mii(ifr), cmd, NULL);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_change_mtu(struct net_device *dev, int new_mtu)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
if ((new_mtu > 9500) || (new_mtu < 64))
|
|
|
|
return -EINVAL;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
dev->mtu = new_mtu;
|
|
|
|
if (!netif_running(dev))
|
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/*
|
|
|
|
* Stop and then re-open the interface. This will allocate RX
|
|
|
|
* skbs of the new MTU.
|
|
|
|
* There is a possible danger that the open will not succeed,
|
|
|
|
* due to memory being full, which might fail the open function.
|
|
|
|
*/
|
|
|
|
mv643xx_eth_stop(dev);
|
|
|
|
if (mv643xx_eth_open(dev)) {
|
|
|
|
printk(KERN_ERR "%s: Fatal error on opening device\n",
|
|
|
|
dev->name);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_tx_timeout_task(struct work_struct *ugly)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = container_of(ugly, struct mv643xx_eth_private,
|
2008-05-31 22:48:39 +00:00
|
|
|
tx_timeout_task);
|
|
|
|
struct net_device *dev = mp->dev;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (!netif_running(dev))
|
|
|
|
return;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
netif_stop_queue(dev);
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
port_reset(mp);
|
|
|
|
port_start(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
if (mp->tx_ring_size - mp->tx_desc_count >= MAX_DESCS_PER_SKB)
|
|
|
|
netif_wake_queue(dev);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mv643xx_eth_tx_timeout(struct net_device *dev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_INFO "%s: TX timeout ", dev->name);
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Do the reset outside of interrupt context */
|
|
|
|
schedule_work(&mp->tx_timeout_task);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
#ifdef CONFIG_NET_POLL_CONTROLLER
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_netpoll(struct net_device *netdev)
|
2006-01-27 08:10:47 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(netdev);
|
2008-05-31 22:48:39 +00:00
|
|
|
int port_num = mp->port_num;
|
|
|
|
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), 0x00000000);
|
2008-05-31 22:48:39 +00:00
|
|
|
/* wait for previous write to complete */
|
2008-05-31 23:03:23 +00:00
|
|
|
rdl(mp, INT_MASK(port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
mv643xx_eth_int_handler(netdev->irq, netdev);
|
|
|
|
|
2008-06-01 00:00:31 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), INT_RX | INT_CAUSE_EXT);
|
2006-01-27 08:10:47 +00:00
|
|
|
}
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
2006-01-27 08:10:47 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int mv643xx_eth_mdio_read(struct net_device *dev, int phy_id, int location)
|
2006-01-27 08:10:47 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
int val;
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
read_smi_reg(mp, location, &val);
|
2008-05-31 22:48:39 +00:00
|
|
|
return val;
|
2006-01-27 08:10:47 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void mv643xx_eth_mdio_write(struct net_device *dev, int phy_id, int location, int val)
|
2006-01-27 08:10:47 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-06-01 00:10:27 +00:00
|
|
|
write_smi_reg(mp, location, val);
|
2008-05-31 22:48:39 +00:00
|
|
|
}
|
2006-01-27 08:10:47 +00:00
|
|
|
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* platform glue ************************************************************/
|
2008-06-01 00:18:13 +00:00
|
|
|
static void
|
|
|
|
mv643xx_eth_conf_mbus_windows(struct mv643xx_eth_shared_private *msp,
|
|
|
|
struct mbus_dram_target_info *dram)
|
2008-05-31 22:48:39 +00:00
|
|
|
{
|
2008-06-01 00:10:27 +00:00
|
|
|
void __iomem *base = msp->base;
|
2008-05-31 22:48:39 +00:00
|
|
|
u32 win_enable;
|
|
|
|
u32 win_protect;
|
|
|
|
int i;
|
2006-01-27 08:10:47 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
for (i = 0; i < 6; i++) {
|
|
|
|
writel(0, base + WINDOW_BASE(i));
|
|
|
|
writel(0, base + WINDOW_SIZE(i));
|
|
|
|
if (i < 4)
|
|
|
|
writel(0, base + WINDOW_REMAP_HIGH(i));
|
2006-01-27 08:10:47 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
win_enable = 0x3f;
|
|
|
|
win_protect = 0;
|
|
|
|
|
|
|
|
for (i = 0; i < dram->num_cs; i++) {
|
|
|
|
struct mbus_dram_window *cs = dram->cs + i;
|
|
|
|
|
|
|
|
writel((cs->base & 0xffff0000) |
|
|
|
|
(cs->mbus_attr << 8) |
|
|
|
|
dram->mbus_dram_target_id, base + WINDOW_BASE(i));
|
|
|
|
writel((cs->size - 1) & 0xffff0000, base + WINDOW_SIZE(i));
|
|
|
|
|
|
|
|
win_enable &= ~(1 << i);
|
|
|
|
win_protect |= 3 << (2 * i);
|
|
|
|
}
|
|
|
|
|
|
|
|
writel(win_enable, base + WINDOW_BAR_ENABLE);
|
|
|
|
msp->win_protect = win_protect;
|
2006-01-27 08:10:47 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_shared_probe(struct platform_device *pdev)
|
2006-01-27 08:10:47 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
static int mv643xx_eth_version_printed = 0;
|
2008-05-31 22:48:39 +00:00
|
|
|
struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_shared_private *msp;
|
2008-05-31 22:48:39 +00:00
|
|
|
struct resource *res;
|
|
|
|
int ret;
|
2006-01-27 08:10:47 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
if (!mv643xx_eth_version_printed++)
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_NOTICE "MV-643xx 10/100/1000 Ethernet Driver\n");
|
2006-01-27 08:10:47 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
ret = -EINVAL;
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (res == NULL)
|
|
|
|
goto out;
|
2006-01-27 08:10:47 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
ret = -ENOMEM;
|
|
|
|
msp = kmalloc(sizeof(*msp), GFP_KERNEL);
|
|
|
|
if (msp == NULL)
|
|
|
|
goto out;
|
|
|
|
memset(msp, 0, sizeof(*msp));
|
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
msp->base = ioremap(res->start, res->end - res->start + 1);
|
|
|
|
if (msp->base == NULL)
|
2008-05-31 22:48:39 +00:00
|
|
|
goto out_free;
|
|
|
|
|
|
|
|
spin_lock_init(&msp->phy_lock);
|
|
|
|
msp->t_clk = (pd != NULL && pd->t_clk != 0) ? pd->t_clk : 133000000;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, msp);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* (Re-)program MBUS remapping windows if we are asked to.
|
|
|
|
*/
|
|
|
|
if (pd != NULL && pd->dram != NULL)
|
|
|
|
mv643xx_eth_conf_mbus_windows(msp, pd->dram);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
out_free:
|
|
|
|
kfree(msp);
|
|
|
|
out:
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int mv643xx_eth_shared_remove(struct platform_device *pdev)
|
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_shared_private *msp = platform_get_drvdata(pdev);
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
iounmap(msp->base);
|
2008-05-31 22:48:39 +00:00
|
|
|
kfree(msp);
|
|
|
|
|
|
|
|
return 0;
|
2006-01-27 08:10:47 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static struct platform_driver mv643xx_eth_shared_driver = {
|
|
|
|
.probe = mv643xx_eth_shared_probe,
|
|
|
|
.remove = mv643xx_eth_shared_remove,
|
|
|
|
.driver = {
|
|
|
|
.name = MV643XX_ETH_SHARED_NAME,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void phy_addr_set(struct mv643xx_eth_private *mp, int phy_addr)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
u32 reg_data;
|
|
|
|
int addr_shift = 5 * mp->port_num;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
reg_data = rdl(mp, PHY_ADDR);
|
2008-05-31 22:48:39 +00:00
|
|
|
reg_data &= ~(0x1f << addr_shift);
|
|
|
|
reg_data |= (phy_addr & 0x1f) << addr_shift;
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, PHY_ADDR, reg_data);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int phy_addr_get(struct mv643xx_eth_private *mp)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int reg_data;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 23:03:23 +00:00
|
|
|
reg_data = rdl(mp, PHY_ADDR);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return ((reg_data >> (5 * mp->port_num)) & 0x1f);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int phy_detect(struct mv643xx_eth_private *mp)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int phy_reg_data0;
|
|
|
|
int auto_neg;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
read_smi_reg(mp, 0, &phy_reg_data0);
|
2008-05-31 22:48:39 +00:00
|
|
|
auto_neg = phy_reg_data0 & 0x1000;
|
|
|
|
phy_reg_data0 ^= 0x1000; /* invert auto_neg */
|
2008-06-01 00:10:27 +00:00
|
|
|
write_smi_reg(mp, 0, phy_reg_data0);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
read_smi_reg(mp, 0, &phy_reg_data0);
|
2008-05-31 22:48:39 +00:00
|
|
|
if ((phy_reg_data0 & 0x1000) == auto_neg)
|
|
|
|
return -ENODEV; /* change didn't take */
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
phy_reg_data0 ^= 0x1000;
|
2008-06-01 00:10:27 +00:00
|
|
|
write_smi_reg(mp, 0, phy_reg_data0);
|
2008-05-31 22:48:39 +00:00
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_init_ethtool_cmd(struct net_device *dev, int phy_address,
|
|
|
|
int speed, int duplex,
|
|
|
|
struct ethtool_cmd *cmd)
|
2006-01-27 08:13:15 +00:00
|
|
|
{
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2006-01-27 08:13:15 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
memset(cmd, 0, sizeof(*cmd));
|
2006-01-27 08:13:15 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
cmd->port = PORT_MII;
|
|
|
|
cmd->transceiver = XCVR_INTERNAL;
|
|
|
|
cmd->phy_address = phy_address;
|
|
|
|
|
|
|
|
if (speed == 0) {
|
|
|
|
cmd->autoneg = AUTONEG_ENABLE;
|
|
|
|
/* mii lib checks, but doesn't use speed on AUTONEG_ENABLE */
|
|
|
|
cmd->speed = SPEED_100;
|
|
|
|
cmd->advertising = ADVERTISED_10baseT_Half |
|
|
|
|
ADVERTISED_10baseT_Full |
|
|
|
|
ADVERTISED_100baseT_Half |
|
|
|
|
ADVERTISED_100baseT_Full;
|
|
|
|
if (mp->mii.supports_gmii)
|
|
|
|
cmd->advertising |= ADVERTISED_1000baseT_Full;
|
|
|
|
} else {
|
|
|
|
cmd->autoneg = AUTONEG_DISABLE;
|
|
|
|
cmd->speed = speed;
|
|
|
|
cmd->duplex = duplex;
|
|
|
|
}
|
2006-01-27 08:13:15 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_probe(struct platform_device *pdev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
struct mv643xx_eth_platform_data *pd;
|
|
|
|
int port_num;
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp;
|
2008-05-31 22:48:39 +00:00
|
|
|
struct net_device *dev;
|
|
|
|
u8 *p;
|
|
|
|
struct resource *res;
|
|
|
|
int err;
|
|
|
|
struct ethtool_cmd cmd;
|
|
|
|
int duplex = DUPLEX_HALF;
|
|
|
|
int speed = 0; /* default to auto-negotiation */
|
|
|
|
DECLARE_MAC_BUF(mac);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
pd = pdev->dev.platform_data;
|
|
|
|
if (pd == NULL) {
|
|
|
|
printk(KERN_ERR "No mv643xx_eth_platform_data\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (pd->shared == NULL) {
|
|
|
|
printk(KERN_ERR "No mv643xx_eth_platform_data->shared\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
2006-01-16 23:56:30 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
dev = alloc_etherdev(sizeof(struct mv643xx_eth_private));
|
2008-05-31 22:48:39 +00:00
|
|
|
if (!dev)
|
|
|
|
return -ENOMEM;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
platform_set_drvdata(pdev, dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mp = netdev_priv(dev);
|
|
|
|
mp->dev = dev;
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
|
|
|
netif_napi_add(dev, &mp->napi, mv643xx_eth_poll, 64);
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
|
|
|
|
BUG_ON(!res);
|
|
|
|
dev->irq = res->start;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
dev->open = mv643xx_eth_open;
|
|
|
|
dev->stop = mv643xx_eth_stop;
|
|
|
|
dev->hard_start_xmit = mv643xx_eth_start_xmit;
|
|
|
|
dev->set_mac_address = mv643xx_eth_set_mac_address;
|
|
|
|
dev->set_multicast_list = mv643xx_eth_set_rx_mode;
|
|
|
|
|
|
|
|
/* No need to Tx Timeout */
|
|
|
|
dev->tx_timeout = mv643xx_eth_tx_timeout;
|
|
|
|
|
|
|
|
#ifdef CONFIG_NET_POLL_CONTROLLER
|
2008-06-01 00:18:13 +00:00
|
|
|
dev->poll_controller = mv643xx_eth_netpoll;
|
2008-05-31 22:48:39 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
dev->watchdog_timeo = 2 * HZ;
|
|
|
|
dev->base_addr = 0;
|
|
|
|
dev->change_mtu = mv643xx_eth_change_mtu;
|
|
|
|
dev->do_ioctl = mv643xx_eth_do_ioctl;
|
2008-06-01 00:18:13 +00:00
|
|
|
SET_ETHTOOL_OPS(dev, &mv643xx_eth_ethtool_ops);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_CHECKSUM_OFFLOAD_TX
|
2008-05-31 22:48:39 +00:00
|
|
|
#ifdef MAX_SKB_FRAGS
|
2006-01-27 08:04:43 +00:00
|
|
|
/*
|
2008-05-31 22:48:39 +00:00
|
|
|
* Zero copy can only work if we use Discovery II memory. Else, we will
|
|
|
|
* have to map the buffers to ISA memory which is only 16 MB
|
2006-01-27 08:04:43 +00:00
|
|
|
*/
|
2008-05-31 22:48:39 +00:00
|
|
|
dev->features = NETIF_F_SG | NETIF_F_IP_CSUM;
|
|
|
|
#endif
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Configure the timeout task */
|
|
|
|
INIT_WORK(&mp->tx_timeout_task, mv643xx_eth_tx_timeout_task);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
spin_lock_init(&mp->lock);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->shared = platform_get_drvdata(pd->shared);
|
|
|
|
port_num = mp->port_num = pd->port_number;
|
2006-01-16 23:56:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mp->shared->win_protect)
|
|
|
|
wrl(mp, WINDOW_PROTECT(port_num), mp->shared->win_protect);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->shared_smi = mp->shared;
|
|
|
|
if (pd->shared_smi != NULL)
|
|
|
|
mp->shared_smi = platform_get_drvdata(pd->shared_smi);
|
|
|
|
|
|
|
|
/* set default config values */
|
2008-06-01 00:10:27 +00:00
|
|
|
uc_addr_get(mp, dev->dev_addr);
|
|
|
|
mp->rx_ring_size = DEFAULT_RX_QUEUE_SIZE;
|
|
|
|
mp->tx_ring_size = DEFAULT_TX_QUEUE_SIZE;
|
2008-05-31 22:48:39 +00:00
|
|
|
|
|
|
|
if (is_valid_ether_addr(pd->mac_addr))
|
|
|
|
memcpy(dev->dev_addr, pd->mac_addr, 6);
|
|
|
|
|
|
|
|
if (pd->phy_addr || pd->force_phy_addr)
|
2008-06-01 00:10:27 +00:00
|
|
|
phy_addr_set(mp, pd->phy_addr);
|
2006-01-16 23:56:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (pd->rx_queue_size)
|
|
|
|
mp->rx_ring_size = pd->rx_queue_size;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (pd->tx_queue_size)
|
|
|
|
mp->tx_ring_size = pd->tx_queue_size;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (pd->tx_sram_size) {
|
|
|
|
mp->tx_sram_size = pd->tx_sram_size;
|
|
|
|
mp->tx_sram_addr = pd->tx_sram_addr;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (pd->rx_sram_size) {
|
|
|
|
mp->rx_sram_size = pd->rx_sram_size;
|
|
|
|
mp->rx_sram_addr = pd->rx_sram_addr;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
duplex = pd->duplex;
|
|
|
|
speed = pd->speed;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Hook up MII support for ethtool */
|
|
|
|
mp->mii.dev = dev;
|
2008-06-01 00:18:13 +00:00
|
|
|
mp->mii.mdio_read = mv643xx_eth_mdio_read;
|
|
|
|
mp->mii.mdio_write = mv643xx_eth_mdio_write;
|
2008-06-01 00:10:27 +00:00
|
|
|
mp->mii.phy_id = phy_addr_get(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->mii.phy_id_mask = 0x3f;
|
|
|
|
mp->mii.reg_num_mask = 0x1f;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
err = phy_detect(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
if (err) {
|
|
|
|
pr_debug("%s: No PHY detected at addr %d\n",
|
2008-06-01 00:10:27 +00:00
|
|
|
dev->name, phy_addr_get(mp));
|
2008-05-31 22:48:39 +00:00
|
|
|
goto out;
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
phy_reset(mp);
|
2008-05-31 22:48:39 +00:00
|
|
|
mp->mii.supports_gmii = mii_check_gmii_support(&mp->mii);
|
|
|
|
mv643xx_init_ethtool_cmd(dev, mp->mii.phy_id, speed, duplex, &cmd);
|
|
|
|
mv643xx_eth_update_pscr(dev, &cmd);
|
2008-06-01 00:18:13 +00:00
|
|
|
mv643xx_eth_set_settings(dev, &cmd);
|
2006-01-16 23:56:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
SET_NETDEV_DEV(dev, &pdev->dev);
|
|
|
|
err = register_netdev(dev);
|
|
|
|
if (err)
|
|
|
|
goto out;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
p = dev->dev_addr;
|
|
|
|
printk(KERN_NOTICE
|
|
|
|
"%s: port %d with MAC address %s\n",
|
|
|
|
dev->name, port_num, print_mac(mac, p));
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (dev->features & NETIF_F_SG)
|
|
|
|
printk(KERN_NOTICE "%s: Scatter Gather Enabled\n", dev->name);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (dev->features & NETIF_F_IP_CSUM)
|
|
|
|
printk(KERN_NOTICE "%s: TX TCP/IP Checksumming Supported\n",
|
|
|
|
dev->name);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_CHECKSUM_OFFLOAD_TX
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_NOTICE "%s: RX TCP/UDP Checksum Offload ON \n", dev->name);
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_COAL
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_NOTICE "%s: TX and RX Interrupt Coalescing ON \n",
|
|
|
|
dev->name);
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
#ifdef MV643XX_ETH_NAPI
|
2008-05-31 22:48:39 +00:00
|
|
|
printk(KERN_NOTICE "%s: RX NAPI Enabled \n", dev->name);
|
|
|
|
#endif
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
if (mp->tx_sram_size > 0)
|
|
|
|
printk(KERN_NOTICE "%s: Using SRAM\n", dev->name);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
out:
|
|
|
|
free_netdev(dev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
return err;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static int mv643xx_eth_remove(struct platform_device *pdev)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
struct net_device *dev = platform_get_drvdata(pdev);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
unregister_netdev(dev);
|
|
|
|
flush_scheduled_work();
|
|
|
|
|
|
|
|
free_netdev(dev);
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
|
|
|
return 0;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static void mv643xx_eth_shutdown(struct platform_device *pdev)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
struct net_device *dev = platform_get_drvdata(pdev);
|
2008-06-01 00:18:13 +00:00
|
|
|
struct mv643xx_eth_private *mp = netdev_priv(dev);
|
2008-05-31 22:48:39 +00:00
|
|
|
unsigned int port_num = mp->port_num;
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
/* Mask all interrupts on ethernet port */
|
2008-05-31 23:03:23 +00:00
|
|
|
wrl(mp, INT_MASK(port_num), 0);
|
|
|
|
rdl(mp, INT_MASK(port_num));
|
2008-05-31 22:48:39 +00:00
|
|
|
|
2008-06-01 00:10:27 +00:00
|
|
|
port_reset(mp);
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
static struct platform_driver mv643xx_eth_driver = {
|
|
|
|
.probe = mv643xx_eth_probe,
|
|
|
|
.remove = mv643xx_eth_remove,
|
|
|
|
.shutdown = mv643xx_eth_shutdown,
|
|
|
|
.driver = {
|
|
|
|
.name = MV643XX_ETH_NAME,
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static int __init mv643xx_eth_init_module(void)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
int rc;
|
2006-01-27 08:15:30 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
rc = platform_driver_register(&mv643xx_eth_shared_driver);
|
|
|
|
if (!rc) {
|
|
|
|
rc = platform_driver_register(&mv643xx_eth_driver);
|
|
|
|
if (rc)
|
|
|
|
platform_driver_unregister(&mv643xx_eth_shared_driver);
|
|
|
|
}
|
|
|
|
return rc;
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
static void __exit mv643xx_eth_cleanup_module(void)
|
2006-01-27 08:15:30 +00:00
|
|
|
{
|
2008-05-31 22:48:39 +00:00
|
|
|
platform_driver_unregister(&mv643xx_eth_driver);
|
|
|
|
platform_driver_unregister(&mv643xx_eth_shared_driver);
|
2006-01-27 08:15:30 +00:00
|
|
|
}
|
|
|
|
|
2008-06-01 00:18:13 +00:00
|
|
|
module_init(mv643xx_eth_init_module);
|
|
|
|
module_exit(mv643xx_eth_cleanup_module);
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-05-31 22:48:39 +00:00
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
MODULE_AUTHOR( "Rabeeh Khoury, Assaf Hoffman, Matthew Dharm, Manish Lachwani"
|
|
|
|
" and Dale Farnsworth");
|
|
|
|
MODULE_DESCRIPTION("Ethernet driver for Marvell MV643XX");
|
|
|
|
MODULE_ALIAS("platform:" MV643XX_ETH_NAME);
|
|
|
|
MODULE_ALIAS("platform:" MV643XX_ETH_SHARED_NAME);
|