2005-04-16 22:20:36 +00:00
|
|
|
/*
|
|
|
|
SMBus driver for nVidia nForce2 MCP
|
|
|
|
|
|
|
|
Added nForce3 Pro 150 Thomas Leibold <thomas@plx.com>,
|
|
|
|
Ported to 2.5 Patrick Dreker <patrick@dreker.de>,
|
|
|
|
Copyright (c) 2003 Hans-Frieder Vogt <hfvogt@arcor.de>,
|
|
|
|
Based on
|
|
|
|
SMBus 2.0 driver for AMD-8111 IO-Hub
|
|
|
|
Copyright (c) 2002 Vojtech Pavlik
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
SUPPORTED DEVICES PCI ID
|
|
|
|
nForce2 MCP 0064
|
|
|
|
nForce2 Ultra 400 MCP 0084
|
|
|
|
nForce3 Pro150 MCP 00D4
|
|
|
|
nForce3 250Gb MCP 00E4
|
|
|
|
nForce4 MCP 0052
|
2005-12-18 16:25:18 +00:00
|
|
|
nForce4 MCP-04 0034
|
2009-03-28 20:34:41 +00:00
|
|
|
nForce MCP51 0264
|
|
|
|
nForce MCP55 0368
|
2007-05-01 21:26:29 +00:00
|
|
|
nForce MCP61 03EB
|
|
|
|
nForce MCP65 0446
|
2009-03-28 20:34:41 +00:00
|
|
|
nForce MCP67 0542
|
|
|
|
nForce MCP73 07D8
|
|
|
|
nForce MCP78S 0752
|
|
|
|
nForce MCP79 0AA2
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
This driver supports the 2 SMBuses that are included in the MCP of the
|
2006-12-10 20:21:29 +00:00
|
|
|
nForce2/3/4/5xx chipsets.
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
/* Note: we assume there can only be one nForce2, with two SMBus interfaces */
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/stddef.h>
|
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/delay.h>
|
2008-05-18 18:49:40 +00:00
|
|
|
#include <linux/dmi.h>
|
2008-07-14 20:38:33 +00:00
|
|
|
#include <linux/acpi.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2005-04-16 22:20:36 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
MODULE_LICENSE("GPL");
|
2006-12-10 20:21:29 +00:00
|
|
|
MODULE_AUTHOR ("Hans-Frieder Vogt <hfvogt@gmx.net>");
|
|
|
|
MODULE_DESCRIPTION("nForce2/3/4/5xx SMBus driver");
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
|
|
|
|
struct nforce2_smbus {
|
|
|
|
struct i2c_adapter adapter;
|
|
|
|
int base;
|
|
|
|
int size;
|
2007-07-12 12:12:29 +00:00
|
|
|
int blockops;
|
2007-10-13 21:56:33 +00:00
|
|
|
int can_abort;
|
2005-04-16 22:20:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* nVidia nForce2 SMBus control register definitions
|
2006-04-25 12:18:16 +00:00
|
|
|
* (Newer incarnations use standard BARs 4 and 5 instead)
|
2005-04-16 22:20:36 +00:00
|
|
|
*/
|
|
|
|
#define NFORCE_PCI_SMB1 0x50
|
|
|
|
#define NFORCE_PCI_SMB2 0x54
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* ACPI 2.0 chapter 13 SMBus 2.0 EC register model
|
|
|
|
*/
|
|
|
|
#define NVIDIA_SMB_PRTCL (smbus->base + 0x00) /* protocol, PEC */
|
|
|
|
#define NVIDIA_SMB_STS (smbus->base + 0x01) /* status */
|
|
|
|
#define NVIDIA_SMB_ADDR (smbus->base + 0x02) /* address */
|
|
|
|
#define NVIDIA_SMB_CMD (smbus->base + 0x03) /* command */
|
|
|
|
#define NVIDIA_SMB_DATA (smbus->base + 0x04) /* 32 data registers */
|
2007-07-12 12:12:29 +00:00
|
|
|
#define NVIDIA_SMB_BCNT (smbus->base + 0x24) /* number of data
|
|
|
|
bytes */
|
2007-10-13 21:56:33 +00:00
|
|
|
#define NVIDIA_SMB_STATUS_ABRT (smbus->base + 0x3c) /* register used to
|
|
|
|
check the status of
|
|
|
|
the abort command */
|
|
|
|
#define NVIDIA_SMB_CTRL (smbus->base + 0x3e) /* control register */
|
|
|
|
|
|
|
|
#define NVIDIA_SMB_STATUS_ABRT_STS 0x01 /* Bit to notify that
|
|
|
|
abort succeeded */
|
|
|
|
#define NVIDIA_SMB_CTRL_ABORT 0x20
|
2005-04-16 22:20:36 +00:00
|
|
|
#define NVIDIA_SMB_STS_DONE 0x80
|
|
|
|
#define NVIDIA_SMB_STS_ALRM 0x40
|
|
|
|
#define NVIDIA_SMB_STS_RES 0x20
|
|
|
|
#define NVIDIA_SMB_STS_STATUS 0x1f
|
|
|
|
|
|
|
|
#define NVIDIA_SMB_PRTCL_WRITE 0x00
|
|
|
|
#define NVIDIA_SMB_PRTCL_READ 0x01
|
|
|
|
#define NVIDIA_SMB_PRTCL_QUICK 0x02
|
|
|
|
#define NVIDIA_SMB_PRTCL_BYTE 0x04
|
|
|
|
#define NVIDIA_SMB_PRTCL_BYTE_DATA 0x06
|
|
|
|
#define NVIDIA_SMB_PRTCL_WORD_DATA 0x08
|
2007-07-12 12:12:29 +00:00
|
|
|
#define NVIDIA_SMB_PRTCL_BLOCK_DATA 0x0a
|
2005-04-16 22:20:36 +00:00
|
|
|
#define NVIDIA_SMB_PRTCL_PEC 0x80
|
|
|
|
|
2007-10-13 21:56:33 +00:00
|
|
|
/* Misc definitions */
|
|
|
|
#define MAX_TIMEOUT 100
|
|
|
|
|
2008-05-18 18:49:40 +00:00
|
|
|
/* We disable the second SMBus channel on these boards */
|
|
|
|
static struct dmi_system_id __devinitdata nforce2_dmi_blacklist2[] = {
|
|
|
|
{
|
|
|
|
.ident = "DFI Lanparty NF4 Expert",
|
|
|
|
.matches = {
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR, "DFI Corp,LTD"),
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "LP UT NF4 Expert"),
|
|
|
|
},
|
|
|
|
},
|
|
|
|
{ }
|
|
|
|
};
|
|
|
|
|
2005-09-25 14:37:04 +00:00
|
|
|
static struct pci_driver nforce2_driver;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2008-07-14 20:38:21 +00:00
|
|
|
/* For multiplexing support, we need a global reference to the 1st
|
|
|
|
SMBus channel */
|
|
|
|
#if defined CONFIG_I2C_NFORCE2_S4985 || defined CONFIG_I2C_NFORCE2_S4985_MODULE
|
|
|
|
struct i2c_adapter *nforce2_smbus;
|
|
|
|
EXPORT_SYMBOL_GPL(nforce2_smbus);
|
|
|
|
|
|
|
|
static void nforce2_set_reference(struct i2c_adapter *adap)
|
|
|
|
{
|
|
|
|
nforce2_smbus = adap;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
static inline void nforce2_set_reference(struct i2c_adapter *adap) { }
|
|
|
|
#endif
|
|
|
|
|
2007-10-13 21:56:33 +00:00
|
|
|
static void nforce2_abort(struct i2c_adapter *adap)
|
|
|
|
{
|
|
|
|
struct nforce2_smbus *smbus = adap->algo_data;
|
|
|
|
int timeout = 0;
|
|
|
|
unsigned char temp;
|
|
|
|
|
|
|
|
dev_dbg(&adap->dev, "Aborting current transaction\n");
|
|
|
|
|
|
|
|
outb_p(NVIDIA_SMB_CTRL_ABORT, NVIDIA_SMB_CTRL);
|
|
|
|
do {
|
|
|
|
msleep(1);
|
|
|
|
temp = inb_p(NVIDIA_SMB_STATUS_ABRT);
|
|
|
|
} while (!(temp & NVIDIA_SMB_STATUS_ABRT_STS) &&
|
|
|
|
(timeout++ < MAX_TIMEOUT));
|
|
|
|
if (!(temp & NVIDIA_SMB_STATUS_ABRT_STS))
|
|
|
|
dev_err(&adap->dev, "Can't reset the smbus\n");
|
|
|
|
outb_p(NVIDIA_SMB_STATUS_ABRT_STS, NVIDIA_SMB_STATUS_ABRT);
|
|
|
|
}
|
|
|
|
|
2007-10-13 21:56:33 +00:00
|
|
|
static int nforce2_check_status(struct i2c_adapter *adap)
|
|
|
|
{
|
|
|
|
struct nforce2_smbus *smbus = adap->algo_data;
|
|
|
|
int timeout = 0;
|
|
|
|
unsigned char temp;
|
|
|
|
|
|
|
|
do {
|
|
|
|
msleep(1);
|
|
|
|
temp = inb_p(NVIDIA_SMB_STS);
|
|
|
|
} while ((!temp) && (timeout++ < MAX_TIMEOUT));
|
|
|
|
|
2009-05-05 06:39:24 +00:00
|
|
|
if (timeout > MAX_TIMEOUT) {
|
2007-10-13 21:56:33 +00:00
|
|
|
dev_dbg(&adap->dev, "SMBus Timeout!\n");
|
2007-10-13 21:56:33 +00:00
|
|
|
if (smbus->can_abort)
|
|
|
|
nforce2_abort(adap);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -ETIMEDOUT;
|
2007-10-13 21:56:33 +00:00
|
|
|
}
|
|
|
|
if (!(temp & NVIDIA_SMB_STS_DONE) || (temp & NVIDIA_SMB_STS_STATUS)) {
|
|
|
|
dev_dbg(&adap->dev, "Transaction failed (0x%02x)!\n", temp);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EIO;
|
2007-10-13 21:56:33 +00:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-07-14 20:38:25 +00:00
|
|
|
/* Return negative errno on error */
|
2005-04-16 22:20:36 +00:00
|
|
|
static s32 nforce2_access(struct i2c_adapter * adap, u16 addr,
|
|
|
|
unsigned short flags, char read_write,
|
|
|
|
u8 command, int size, union i2c_smbus_data * data)
|
|
|
|
{
|
|
|
|
struct nforce2_smbus *smbus = adap->algo_data;
|
2007-10-13 21:56:33 +00:00
|
|
|
unsigned char protocol, pec;
|
2007-07-12 12:12:29 +00:00
|
|
|
u8 len;
|
2008-07-14 20:38:25 +00:00
|
|
|
int i, status;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
protocol = (read_write == I2C_SMBUS_READ) ? NVIDIA_SMB_PRTCL_READ :
|
|
|
|
NVIDIA_SMB_PRTCL_WRITE;
|
|
|
|
pec = (flags & I2C_CLIENT_PEC) ? NVIDIA_SMB_PRTCL_PEC : 0;
|
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
|
|
|
|
case I2C_SMBUS_QUICK:
|
|
|
|
protocol |= NVIDIA_SMB_PRTCL_QUICK;
|
|
|
|
read_write = I2C_SMBUS_WRITE;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case I2C_SMBUS_BYTE:
|
|
|
|
if (read_write == I2C_SMBUS_WRITE)
|
|
|
|
outb_p(command, NVIDIA_SMB_CMD);
|
|
|
|
protocol |= NVIDIA_SMB_PRTCL_BYTE;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case I2C_SMBUS_BYTE_DATA:
|
|
|
|
outb_p(command, NVIDIA_SMB_CMD);
|
|
|
|
if (read_write == I2C_SMBUS_WRITE)
|
|
|
|
outb_p(data->byte, NVIDIA_SMB_DATA);
|
|
|
|
protocol |= NVIDIA_SMB_PRTCL_BYTE_DATA;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case I2C_SMBUS_WORD_DATA:
|
|
|
|
outb_p(command, NVIDIA_SMB_CMD);
|
|
|
|
if (read_write == I2C_SMBUS_WRITE) {
|
|
|
|
outb_p(data->word, NVIDIA_SMB_DATA);
|
|
|
|
outb_p(data->word >> 8, NVIDIA_SMB_DATA+1);
|
|
|
|
}
|
|
|
|
protocol |= NVIDIA_SMB_PRTCL_WORD_DATA | pec;
|
|
|
|
break;
|
|
|
|
|
2007-07-12 12:12:29 +00:00
|
|
|
case I2C_SMBUS_BLOCK_DATA:
|
|
|
|
outb_p(command, NVIDIA_SMB_CMD);
|
|
|
|
if (read_write == I2C_SMBUS_WRITE) {
|
|
|
|
len = data->block[0];
|
|
|
|
if ((len == 0) || (len > I2C_SMBUS_BLOCK_MAX)) {
|
|
|
|
dev_err(&adap->dev,
|
|
|
|
"Transaction failed "
|
|
|
|
"(requested block size: %d)\n",
|
|
|
|
len);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EINVAL;
|
2007-07-12 12:12:29 +00:00
|
|
|
}
|
|
|
|
outb_p(len, NVIDIA_SMB_BCNT);
|
|
|
|
for (i = 0; i < I2C_SMBUS_BLOCK_MAX; i++)
|
|
|
|
outb_p(data->block[i + 1],
|
|
|
|
NVIDIA_SMB_DATA+i);
|
|
|
|
}
|
|
|
|
protocol |= NVIDIA_SMB_PRTCL_BLOCK_DATA | pec;
|
|
|
|
break;
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
default:
|
|
|
|
dev_err(&adap->dev, "Unsupported transaction %d\n", size);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EOPNOTSUPP;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
outb_p((addr & 0x7f) << 1, NVIDIA_SMB_ADDR);
|
|
|
|
outb_p(protocol, NVIDIA_SMB_PRTCL);
|
|
|
|
|
2008-07-14 20:38:25 +00:00
|
|
|
status = nforce2_check_status(adap);
|
|
|
|
if (status)
|
|
|
|
return status;
|
2005-04-16 22:20:36 +00:00
|
|
|
|
|
|
|
if (read_write == I2C_SMBUS_WRITE)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
switch (size) {
|
|
|
|
|
|
|
|
case I2C_SMBUS_BYTE:
|
|
|
|
case I2C_SMBUS_BYTE_DATA:
|
|
|
|
data->byte = inb_p(NVIDIA_SMB_DATA);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case I2C_SMBUS_WORD_DATA:
|
|
|
|
data->word = inb_p(NVIDIA_SMB_DATA) | (inb_p(NVIDIA_SMB_DATA+1) << 8);
|
|
|
|
break;
|
2007-07-12 12:12:29 +00:00
|
|
|
|
|
|
|
case I2C_SMBUS_BLOCK_DATA:
|
|
|
|
len = inb_p(NVIDIA_SMB_BCNT);
|
2007-10-13 21:56:33 +00:00
|
|
|
if ((len <= 0) || (len > I2C_SMBUS_BLOCK_MAX)) {
|
|
|
|
dev_err(&adap->dev, "Transaction failed "
|
|
|
|
"(received block size: 0x%02x)\n",
|
|
|
|
len);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EPROTO;
|
2007-10-13 21:56:33 +00:00
|
|
|
}
|
2007-07-12 12:12:29 +00:00
|
|
|
for (i = 0; i < len; i++)
|
|
|
|
data->block[i+1] = inb_p(NVIDIA_SMB_DATA + i);
|
|
|
|
data->block[0] = len;
|
|
|
|
break;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static u32 nforce2_func(struct i2c_adapter *adapter)
|
|
|
|
{
|
|
|
|
/* other functionality might be possible, but is not tested */
|
|
|
|
return I2C_FUNC_SMBUS_QUICK | I2C_FUNC_SMBUS_BYTE |
|
2007-07-12 12:12:29 +00:00
|
|
|
I2C_FUNC_SMBUS_BYTE_DATA | I2C_FUNC_SMBUS_WORD_DATA |
|
2007-10-13 21:56:33 +00:00
|
|
|
I2C_FUNC_SMBUS_PEC |
|
2007-07-12 12:12:29 +00:00
|
|
|
(((struct nforce2_smbus*)adapter->algo_data)->blockops ?
|
|
|
|
I2C_FUNC_SMBUS_BLOCK_DATA : 0);
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2006-12-10 20:21:29 +00:00
|
|
|
static struct i2c_algorithm smbus_algorithm = {
|
|
|
|
.smbus_xfer = nforce2_access,
|
|
|
|
.functionality = nforce2_func,
|
|
|
|
};
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
|
2010-03-02 11:23:37 +00:00
|
|
|
static const struct pci_device_id nforce2_ids[] = {
|
2005-04-16 22:20:36 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE2S_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE3S_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE4_SMBUS) },
|
2005-12-18 16:25:18 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP04_SMBUS) },
|
2006-04-25 12:18:16 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP51_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SMBUS) },
|
2007-05-01 21:26:29 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP61_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP65_SMBUS) },
|
2009-03-28 20:34:41 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP67_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP73_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP78S_SMBUS) },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_DEVICE_ID_NVIDIA_NFORCE_MCP79_SMBUS) },
|
2005-04-16 22:20:36 +00:00
|
|
|
{ 0 }
|
|
|
|
};
|
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE (pci, nforce2_ids);
|
|
|
|
|
|
|
|
|
2006-04-25 12:18:16 +00:00
|
|
|
static int __devinit nforce2_probe_smb (struct pci_dev *dev, int bar,
|
|
|
|
int alt_reg, struct nforce2_smbus *smbus, const char *name)
|
2005-04-16 22:20:36 +00:00
|
|
|
{
|
|
|
|
int error;
|
|
|
|
|
2006-04-25 12:18:16 +00:00
|
|
|
smbus->base = pci_resource_start(dev, bar);
|
|
|
|
if (smbus->base) {
|
|
|
|
smbus->size = pci_resource_len(dev, bar);
|
|
|
|
} else {
|
|
|
|
/* Older incarnations of the device used non-standard BARs */
|
|
|
|
u16 iobase;
|
|
|
|
|
|
|
|
if (pci_read_config_word(dev, alt_reg, &iobase)
|
|
|
|
!= PCIBIOS_SUCCESSFUL) {
|
|
|
|
dev_err(&dev->dev, "Error reading PCI config for %s\n",
|
|
|
|
name);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EIO;
|
2006-04-25 12:18:16 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
smbus->base = iobase & PCI_BASE_ADDRESS_IO_MASK;
|
2006-12-10 20:21:29 +00:00
|
|
|
smbus->size = 64;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
|
2008-07-14 20:38:33 +00:00
|
|
|
error = acpi_check_region(smbus->base, smbus->size,
|
|
|
|
nforce2_driver.name);
|
|
|
|
if (error)
|
|
|
|
return -1;
|
|
|
|
|
2005-09-25 14:37:04 +00:00
|
|
|
if (!request_region(smbus->base, smbus->size, nforce2_driver.name)) {
|
2005-04-16 22:20:36 +00:00
|
|
|
dev_err(&smbus->adapter.dev, "Error requesting region %02x .. %02X for %s\n",
|
|
|
|
smbus->base, smbus->base+smbus->size-1, name);
|
2008-07-14 20:38:25 +00:00
|
|
|
return -EBUSY;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
2006-12-10 20:21:29 +00:00
|
|
|
smbus->adapter.owner = THIS_MODULE;
|
2008-07-14 20:38:29 +00:00
|
|
|
smbus->adapter.class = I2C_CLASS_HWMON | I2C_CLASS_SPD;
|
2006-12-10 20:21:29 +00:00
|
|
|
smbus->adapter.algo = &smbus_algorithm;
|
2005-04-16 22:20:36 +00:00
|
|
|
smbus->adapter.algo_data = smbus;
|
|
|
|
smbus->adapter.dev.parent = &dev->dev;
|
2007-05-01 21:26:28 +00:00
|
|
|
snprintf(smbus->adapter.name, sizeof(smbus->adapter.name),
|
2005-04-16 22:20:36 +00:00
|
|
|
"SMBus nForce2 adapter at %04x", smbus->base);
|
|
|
|
|
|
|
|
error = i2c_add_adapter(&smbus->adapter);
|
|
|
|
if (error) {
|
|
|
|
dev_err(&smbus->adapter.dev, "Failed to register adapter.\n");
|
|
|
|
release_region(smbus->base, smbus->size);
|
2008-07-14 20:38:25 +00:00
|
|
|
return error;
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
dev_info(&smbus->adapter.dev, "nForce2 SMBus adapter at %#x\n", smbus->base);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static int __devinit nforce2_probe(struct pci_dev *dev, const struct pci_device_id *id)
|
|
|
|
{
|
|
|
|
struct nforce2_smbus *smbuses;
|
|
|
|
int res1, res2;
|
|
|
|
|
|
|
|
/* we support 2 SMBus adapters */
|
2005-10-17 21:12:36 +00:00
|
|
|
if (!(smbuses = kzalloc(2*sizeof(struct nforce2_smbus), GFP_KERNEL)))
|
2005-04-16 22:20:36 +00:00
|
|
|
return -ENOMEM;
|
|
|
|
pci_set_drvdata(dev, smbuses);
|
|
|
|
|
2007-07-12 12:12:29 +00:00
|
|
|
switch(dev->device) {
|
2008-01-27 17:14:44 +00:00
|
|
|
case PCI_DEVICE_ID_NVIDIA_NFORCE2_SMBUS:
|
2007-07-12 12:12:29 +00:00
|
|
|
case PCI_DEVICE_ID_NVIDIA_NFORCE_MCP51_SMBUS:
|
|
|
|
case PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_SMBUS:
|
|
|
|
smbuses[0].blockops = 1;
|
|
|
|
smbuses[1].blockops = 1;
|
2007-10-13 21:56:33 +00:00
|
|
|
smbuses[0].can_abort = 1;
|
|
|
|
smbuses[1].can_abort = 1;
|
2007-07-12 12:12:29 +00:00
|
|
|
}
|
|
|
|
|
2005-04-16 22:20:36 +00:00
|
|
|
/* SMBus adapter 1 */
|
2006-04-25 12:18:16 +00:00
|
|
|
res1 = nforce2_probe_smb(dev, 4, NFORCE_PCI_SMB1, &smbuses[0], "SMB1");
|
2005-04-16 22:20:36 +00:00
|
|
|
if (res1 < 0) {
|
|
|
|
dev_err(&dev->dev, "Error probing SMB1.\n");
|
|
|
|
smbuses[0].base = 0; /* to have a check value */
|
|
|
|
}
|
2006-04-25 12:18:16 +00:00
|
|
|
/* SMBus adapter 2 */
|
2008-05-18 18:49:40 +00:00
|
|
|
if (dmi_check_system(nforce2_dmi_blacklist2)) {
|
|
|
|
dev_err(&dev->dev, "Disabling SMB2 for safety reasons.\n");
|
|
|
|
res2 = -EPERM;
|
|
|
|
smbuses[1].base = 0;
|
|
|
|
} else {
|
|
|
|
res2 = nforce2_probe_smb(dev, 5, NFORCE_PCI_SMB2, &smbuses[1],
|
|
|
|
"SMB2");
|
|
|
|
if (res2 < 0) {
|
|
|
|
dev_err(&dev->dev, "Error probing SMB2.\n");
|
|
|
|
smbuses[1].base = 0; /* to have a check value */
|
|
|
|
}
|
2005-04-16 22:20:36 +00:00
|
|
|
}
|
|
|
|
if ((res1 < 0) && (res2 < 0)) {
|
|
|
|
/* we did not find even one of the SMBuses, so we give up */
|
|
|
|
kfree(smbuses);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
2008-07-14 20:38:21 +00:00
|
|
|
nforce2_set_reference(&smbuses[0].adapter);
|
2005-04-16 22:20:36 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static void __devexit nforce2_remove(struct pci_dev *dev)
|
|
|
|
{
|
|
|
|
struct nforce2_smbus *smbuses = (void*) pci_get_drvdata(dev);
|
|
|
|
|
2008-07-14 20:38:21 +00:00
|
|
|
nforce2_set_reference(NULL);
|
2005-04-16 22:20:36 +00:00
|
|
|
if (smbuses[0].base) {
|
|
|
|
i2c_del_adapter(&smbuses[0].adapter);
|
|
|
|
release_region(smbuses[0].base, smbuses[0].size);
|
|
|
|
}
|
|
|
|
if (smbuses[1].base) {
|
|
|
|
i2c_del_adapter(&smbuses[1].adapter);
|
|
|
|
release_region(smbuses[1].base, smbuses[1].size);
|
|
|
|
}
|
|
|
|
kfree(smbuses);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_driver nforce2_driver = {
|
|
|
|
.name = "nForce2_smbus",
|
|
|
|
.id_table = nforce2_ids,
|
|
|
|
.probe = nforce2_probe,
|
|
|
|
.remove = __devexit_p(nforce2_remove),
|
|
|
|
};
|
|
|
|
|
|
|
|
static int __init nforce2_init(void)
|
|
|
|
{
|
|
|
|
return pci_register_driver(&nforce2_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit nforce2_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&nforce2_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(nforce2_init);
|
|
|
|
module_exit(nforce2_exit);
|
|
|
|
|