2009-06-05 12:42:42 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2009 Jerome Glisse.
|
|
|
|
* All Rights Reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the
|
|
|
|
* "Software"), to deal in the Software without restriction, including
|
|
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
|
|
* the following conditions:
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
|
|
|
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
|
|
|
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
|
|
|
* USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the
|
|
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
|
|
* of the Software.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
/*
|
|
|
|
* Authors:
|
|
|
|
* Jerome Glisse <glisse@freedesktop.org>
|
|
|
|
* Dave Airlie
|
|
|
|
*/
|
|
|
|
#include <linux/seq_file.h>
|
2011-07-26 23:09:06 +00:00
|
|
|
#include <linux/atomic.h>
|
2009-06-05 12:42:42 +00:00
|
|
|
#include <linux/wait.h>
|
|
|
|
#include <linux/list.h>
|
|
|
|
#include <linux/kref.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 08:04:11 +00:00
|
|
|
#include <linux/slab.h>
|
2009-06-05 12:42:42 +00:00
|
|
|
#include "drmP.h"
|
|
|
|
#include "drm.h"
|
|
|
|
#include "radeon_reg.h"
|
|
|
|
#include "radeon.h"
|
2010-11-23 01:47:49 +00:00
|
|
|
#include "radeon_trace.h"
|
2009-06-05 12:42:42 +00:00
|
|
|
|
2011-06-13 21:39:06 +00:00
|
|
|
static void radeon_fence_write(struct radeon_device *rdev, u32 seq)
|
|
|
|
{
|
|
|
|
if (rdev->wb.enabled) {
|
|
|
|
u32 scratch_index;
|
|
|
|
if (rdev->wb.use_event)
|
|
|
|
scratch_index = R600_WB_EVENT_OFFSET + rdev->fence_drv.scratch_reg - rdev->scratch.reg_base;
|
|
|
|
else
|
|
|
|
scratch_index = RADEON_WB_SCRATCH_OFFSET + rdev->fence_drv.scratch_reg - rdev->scratch.reg_base;
|
2011-07-27 06:06:29 +00:00
|
|
|
rdev->wb.wb[scratch_index/4] = cpu_to_le32(seq);
|
2011-06-13 21:39:06 +00:00
|
|
|
} else
|
|
|
|
WREG32(rdev->fence_drv.scratch_reg, seq);
|
|
|
|
}
|
|
|
|
|
|
|
|
static u32 radeon_fence_read(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
u32 seq;
|
|
|
|
|
|
|
|
if (rdev->wb.enabled) {
|
|
|
|
u32 scratch_index;
|
|
|
|
if (rdev->wb.use_event)
|
|
|
|
scratch_index = R600_WB_EVENT_OFFSET + rdev->fence_drv.scratch_reg - rdev->scratch.reg_base;
|
|
|
|
else
|
|
|
|
scratch_index = RADEON_WB_SCRATCH_OFFSET + rdev->fence_drv.scratch_reg - rdev->scratch.reg_base;
|
|
|
|
seq = le32_to_cpu(rdev->wb.wb[scratch_index/4]);
|
|
|
|
} else
|
|
|
|
seq = RREG32(rdev->fence_drv.scratch_reg);
|
|
|
|
return seq;
|
|
|
|
}
|
|
|
|
|
2009-06-05 12:42:42 +00:00
|
|
|
int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
if (fence->emited) {
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
fence->seq = atomic_add_return(1, &rdev->fence_drv.seq);
|
2011-06-13 21:39:06 +00:00
|
|
|
if (!rdev->cp.ready)
|
2009-06-05 12:42:42 +00:00
|
|
|
/* FIXME: cp is not running assume everythings is done right
|
|
|
|
* away
|
|
|
|
*/
|
2011-06-13 21:39:06 +00:00
|
|
|
radeon_fence_write(rdev, fence->seq);
|
|
|
|
else
|
2009-06-05 12:42:42 +00:00
|
|
|
radeon_fence_ring_emit(rdev, fence);
|
2009-09-08 00:10:24 +00:00
|
|
|
|
2010-11-23 01:47:49 +00:00
|
|
|
trace_radeon_fence_emit(rdev->ddev, fence->seq);
|
2009-06-05 12:42:42 +00:00
|
|
|
fence->emited = true;
|
2011-03-16 16:08:04 +00:00
|
|
|
list_move_tail(&fence->list, &rdev->fence_drv.emited);
|
2009-06-05 12:42:42 +00:00
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool radeon_fence_poll_locked(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
struct radeon_fence *fence;
|
|
|
|
struct list_head *i, *n;
|
|
|
|
uint32_t seq;
|
|
|
|
bool wake = false;
|
2010-03-09 14:45:10 +00:00
|
|
|
unsigned long cjiffies;
|
2009-06-05 12:42:42 +00:00
|
|
|
|
2011-06-13 21:39:06 +00:00
|
|
|
seq = radeon_fence_read(rdev);
|
2010-03-09 14:45:10 +00:00
|
|
|
if (seq != rdev->fence_drv.last_seq) {
|
|
|
|
rdev->fence_drv.last_seq = seq;
|
|
|
|
rdev->fence_drv.last_jiffies = jiffies;
|
|
|
|
rdev->fence_drv.last_timeout = RADEON_FENCE_JIFFIES_TIMEOUT;
|
|
|
|
} else {
|
|
|
|
cjiffies = jiffies;
|
|
|
|
if (time_after(cjiffies, rdev->fence_drv.last_jiffies)) {
|
|
|
|
cjiffies -= rdev->fence_drv.last_jiffies;
|
|
|
|
if (time_after(rdev->fence_drv.last_timeout, cjiffies)) {
|
|
|
|
/* update the timeout */
|
|
|
|
rdev->fence_drv.last_timeout -= cjiffies;
|
|
|
|
} else {
|
|
|
|
/* the 500ms timeout is elapsed we should test
|
|
|
|
* for GPU lockup
|
|
|
|
*/
|
|
|
|
rdev->fence_drv.last_timeout = 1;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
/* wrap around update last jiffies, we will just wait
|
|
|
|
* a little longer
|
|
|
|
*/
|
|
|
|
rdev->fence_drv.last_jiffies = cjiffies;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
2009-06-05 12:42:42 +00:00
|
|
|
n = NULL;
|
|
|
|
list_for_each(i, &rdev->fence_drv.emited) {
|
|
|
|
fence = list_entry(i, struct radeon_fence, list);
|
|
|
|
if (fence->seq == seq) {
|
|
|
|
n = i;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
/* all fence previous to this one are considered as signaled */
|
|
|
|
if (n) {
|
|
|
|
i = n;
|
|
|
|
do {
|
|
|
|
n = i->prev;
|
2011-03-16 16:08:04 +00:00
|
|
|
list_move_tail(i, &rdev->fence_drv.signaled);
|
2009-06-05 12:42:42 +00:00
|
|
|
fence = list_entry(i, struct radeon_fence, list);
|
|
|
|
fence->signaled = true;
|
|
|
|
i = n;
|
|
|
|
} while (i != &rdev->fence_drv.emited);
|
|
|
|
wake = true;
|
|
|
|
}
|
|
|
|
return wake;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void radeon_fence_destroy(struct kref *kref)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
struct radeon_fence *fence;
|
|
|
|
|
|
|
|
fence = container_of(kref, struct radeon_fence, kref);
|
|
|
|
write_lock_irqsave(&fence->rdev->fence_drv.lock, irq_flags);
|
|
|
|
list_del(&fence->list);
|
|
|
|
fence->emited = false;
|
|
|
|
write_unlock_irqrestore(&fence->rdev->fence_drv.lock, irq_flags);
|
|
|
|
kfree(fence);
|
|
|
|
}
|
|
|
|
|
|
|
|
int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
|
|
|
|
*fence = kmalloc(sizeof(struct radeon_fence), GFP_KERNEL);
|
|
|
|
if ((*fence) == NULL) {
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
kref_init(&((*fence)->kref));
|
|
|
|
(*fence)->rdev = rdev;
|
|
|
|
(*fence)->emited = false;
|
|
|
|
(*fence)->signaled = false;
|
|
|
|
(*fence)->seq = 0;
|
|
|
|
INIT_LIST_HEAD(&(*fence)->list);
|
|
|
|
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
list_add_tail(&(*fence)->list, &rdev->fence_drv.created);
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
bool radeon_fence_signaled(struct radeon_fence *fence)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
bool signaled = false;
|
|
|
|
|
2009-12-30 01:20:05 +00:00
|
|
|
if (!fence)
|
2009-06-05 12:42:42 +00:00
|
|
|
return true;
|
2009-12-30 01:20:05 +00:00
|
|
|
|
|
|
|
if (fence->rdev->gpu_lockup)
|
2009-06-05 12:42:42 +00:00
|
|
|
return true;
|
2009-12-30 01:20:05 +00:00
|
|
|
|
2009-06-05 12:42:42 +00:00
|
|
|
write_lock_irqsave(&fence->rdev->fence_drv.lock, irq_flags);
|
|
|
|
signaled = fence->signaled;
|
|
|
|
/* if we are shuting down report all fence as signaled */
|
|
|
|
if (fence->rdev->shutdown) {
|
|
|
|
signaled = true;
|
|
|
|
}
|
|
|
|
if (!fence->emited) {
|
|
|
|
WARN(1, "Querying an unemited fence : %p !\n", fence);
|
|
|
|
signaled = true;
|
|
|
|
}
|
|
|
|
if (!signaled) {
|
|
|
|
radeon_fence_poll_locked(fence->rdev);
|
|
|
|
signaled = fence->signaled;
|
|
|
|
}
|
|
|
|
write_unlock_irqrestore(&fence->rdev->fence_drv.lock, irq_flags);
|
|
|
|
return signaled;
|
|
|
|
}
|
|
|
|
|
2009-09-08 00:10:24 +00:00
|
|
|
int radeon_fence_wait(struct radeon_fence *fence, bool intr)
|
2009-06-05 12:42:42 +00:00
|
|
|
{
|
|
|
|
struct radeon_device *rdev;
|
2010-03-09 14:45:10 +00:00
|
|
|
unsigned long irq_flags, timeout;
|
|
|
|
u32 seq;
|
2009-06-05 12:42:42 +00:00
|
|
|
int r;
|
|
|
|
|
|
|
|
if (fence == NULL) {
|
|
|
|
WARN(1, "Querying an invalid fence : %p !\n", fence);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
rdev = fence->rdev;
|
|
|
|
if (radeon_fence_signaled(fence)) {
|
|
|
|
return 0;
|
|
|
|
}
|
2010-03-09 14:45:10 +00:00
|
|
|
timeout = rdev->fence_drv.last_timeout;
|
2009-06-05 12:42:42 +00:00
|
|
|
retry:
|
2010-03-09 14:45:10 +00:00
|
|
|
/* save current sequence used to check for GPU lockup */
|
|
|
|
seq = rdev->fence_drv.last_seq;
|
2010-11-23 01:47:49 +00:00
|
|
|
trace_radeon_fence_wait_begin(rdev->ddev, seq);
|
2009-09-08 00:10:24 +00:00
|
|
|
if (intr) {
|
2009-12-01 06:04:56 +00:00
|
|
|
radeon_irq_kms_sw_irq_get(rdev);
|
2009-06-05 12:42:42 +00:00
|
|
|
r = wait_event_interruptible_timeout(rdev->fence_drv.queue,
|
|
|
|
radeon_fence_signaled(fence), timeout);
|
2009-12-01 06:04:56 +00:00
|
|
|
radeon_irq_kms_sw_irq_put(rdev);
|
2010-03-09 14:45:12 +00:00
|
|
|
if (unlikely(r < 0)) {
|
2009-12-07 17:36:19 +00:00
|
|
|
return r;
|
2010-03-09 14:45:12 +00:00
|
|
|
}
|
2009-06-05 12:42:42 +00:00
|
|
|
} else {
|
2009-12-01 06:04:56 +00:00
|
|
|
radeon_irq_kms_sw_irq_get(rdev);
|
2009-06-05 12:42:42 +00:00
|
|
|
r = wait_event_timeout(rdev->fence_drv.queue,
|
|
|
|
radeon_fence_signaled(fence), timeout);
|
2009-12-01 06:04:56 +00:00
|
|
|
radeon_irq_kms_sw_irq_put(rdev);
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
2010-11-23 01:47:49 +00:00
|
|
|
trace_radeon_fence_wait_end(rdev->ddev, seq);
|
2009-06-05 12:42:42 +00:00
|
|
|
if (unlikely(!radeon_fence_signaled(fence))) {
|
2010-03-09 14:45:10 +00:00
|
|
|
/* we were interrupted for some reason and fence isn't
|
|
|
|
* isn't signaled yet, resume wait
|
|
|
|
*/
|
|
|
|
if (r) {
|
|
|
|
timeout = r;
|
|
|
|
goto retry;
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
2010-03-09 14:45:10 +00:00
|
|
|
/* don't protect read access to rdev->fence_drv.last_seq
|
|
|
|
* if we experiencing a lockup the value doesn't change
|
|
|
|
*/
|
|
|
|
if (seq == rdev->fence_drv.last_seq && radeon_gpu_is_lockup(rdev)) {
|
|
|
|
/* good news we believe it's a lockup */
|
2011-10-21 16:51:02 +00:00
|
|
|
printk(KERN_WARNING "GPU lockup (waiting for 0x%08X last fence id 0x%08X)\n",
|
2010-10-30 21:08:30 +00:00
|
|
|
fence->seq, seq);
|
2010-03-09 14:45:10 +00:00
|
|
|
/* FIXME: what should we do ? marking everyone
|
|
|
|
* as signaled for now
|
|
|
|
*/
|
2010-03-09 14:45:12 +00:00
|
|
|
rdev->gpu_lockup = true;
|
|
|
|
r = radeon_gpu_reset(rdev);
|
|
|
|
if (r)
|
|
|
|
return r;
|
2011-06-13 21:39:06 +00:00
|
|
|
radeon_fence_write(rdev, fence->seq);
|
2010-03-09 14:45:12 +00:00
|
|
|
rdev->gpu_lockup = false;
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
2010-03-09 14:45:10 +00:00
|
|
|
timeout = RADEON_FENCE_JIFFIES_TIMEOUT;
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
rdev->fence_drv.last_timeout = RADEON_FENCE_JIFFIES_TIMEOUT;
|
|
|
|
rdev->fence_drv.last_jiffies = jiffies;
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
2009-06-05 12:42:42 +00:00
|
|
|
goto retry;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int radeon_fence_wait_next(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
struct radeon_fence *fence;
|
|
|
|
int r;
|
|
|
|
|
|
|
|
if (rdev->gpu_lockup) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
if (list_empty(&rdev->fence_drv.emited)) {
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
fence = list_entry(rdev->fence_drv.emited.next,
|
|
|
|
struct radeon_fence, list);
|
|
|
|
radeon_fence_ref(fence);
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
r = radeon_fence_wait(fence, false);
|
|
|
|
radeon_fence_unref(&fence);
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
int radeon_fence_wait_last(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
struct radeon_fence *fence;
|
|
|
|
int r;
|
|
|
|
|
|
|
|
if (rdev->gpu_lockup) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
if (list_empty(&rdev->fence_drv.emited)) {
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
fence = list_entry(rdev->fence_drv.emited.prev,
|
|
|
|
struct radeon_fence, list);
|
|
|
|
radeon_fence_ref(fence);
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
r = radeon_fence_wait(fence, false);
|
|
|
|
radeon_fence_unref(&fence);
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence)
|
|
|
|
{
|
|
|
|
kref_get(&fence->kref);
|
|
|
|
return fence;
|
|
|
|
}
|
|
|
|
|
|
|
|
void radeon_fence_unref(struct radeon_fence **fence)
|
|
|
|
{
|
|
|
|
struct radeon_fence *tmp = *fence;
|
|
|
|
|
|
|
|
*fence = NULL;
|
|
|
|
if (tmp) {
|
2011-02-27 00:34:08 +00:00
|
|
|
kref_put(&tmp->kref, radeon_fence_destroy);
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void radeon_fence_process(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
bool wake;
|
|
|
|
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
wake = radeon_fence_poll_locked(rdev);
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
if (wake) {
|
|
|
|
wake_up_all(&rdev->fence_drv.queue);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
int radeon_fence_driver_init(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
int r;
|
|
|
|
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
r = radeon_scratch_get(rdev, &rdev->fence_drv.scratch_reg);
|
|
|
|
if (r) {
|
2009-12-11 19:36:19 +00:00
|
|
|
dev_err(rdev->dev, "fence failed to get scratch register\n");
|
2009-06-05 12:42:42 +00:00
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
return r;
|
|
|
|
}
|
2011-06-13 21:39:06 +00:00
|
|
|
radeon_fence_write(rdev, 0);
|
2009-06-05 12:42:42 +00:00
|
|
|
atomic_set(&rdev->fence_drv.seq, 0);
|
|
|
|
INIT_LIST_HEAD(&rdev->fence_drv.created);
|
|
|
|
INIT_LIST_HEAD(&rdev->fence_drv.emited);
|
|
|
|
INIT_LIST_HEAD(&rdev->fence_drv.signaled);
|
|
|
|
init_waitqueue_head(&rdev->fence_drv.queue);
|
2009-12-11 19:36:19 +00:00
|
|
|
rdev->fence_drv.initialized = true;
|
2009-06-05 12:42:42 +00:00
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
if (radeon_debugfs_fence_init(rdev)) {
|
2009-12-11 19:36:19 +00:00
|
|
|
dev_err(rdev->dev, "fence debugfs file creation failed\n");
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void radeon_fence_driver_fini(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
unsigned long irq_flags;
|
|
|
|
|
2009-12-11 19:36:19 +00:00
|
|
|
if (!rdev->fence_drv.initialized)
|
|
|
|
return;
|
2009-06-05 12:42:42 +00:00
|
|
|
wake_up_all(&rdev->fence_drv.queue);
|
|
|
|
write_lock_irqsave(&rdev->fence_drv.lock, irq_flags);
|
|
|
|
radeon_scratch_free(rdev, rdev->fence_drv.scratch_reg);
|
|
|
|
write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags);
|
2009-12-11 19:36:19 +00:00
|
|
|
rdev->fence_drv.initialized = false;
|
2009-06-05 12:42:42 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Fence debugfs
|
|
|
|
*/
|
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
static int radeon_debugfs_fence_info(struct seq_file *m, void *data)
|
|
|
|
{
|
|
|
|
struct drm_info_node *node = (struct drm_info_node *)m->private;
|
|
|
|
struct drm_device *dev = node->minor->dev;
|
|
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
|
|
struct radeon_fence *fence;
|
|
|
|
|
|
|
|
seq_printf(m, "Last signaled fence 0x%08X\n",
|
2011-06-13 21:39:06 +00:00
|
|
|
radeon_fence_read(rdev));
|
2009-06-05 12:42:42 +00:00
|
|
|
if (!list_empty(&rdev->fence_drv.emited)) {
|
|
|
|
fence = list_entry(rdev->fence_drv.emited.prev,
|
|
|
|
struct radeon_fence, list);
|
|
|
|
seq_printf(m, "Last emited fence %p with 0x%08X\n",
|
|
|
|
fence, fence->seq);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct drm_info_list radeon_debugfs_fence_list[] = {
|
|
|
|
{"radeon_fence_info", &radeon_debugfs_fence_info, 0, NULL},
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int radeon_debugfs_fence_init(struct radeon_device *rdev)
|
|
|
|
{
|
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
return radeon_debugfs_add_files(rdev, radeon_debugfs_fence_list, 1);
|
|
|
|
#else
|
|
|
|
return 0;
|
|
|
|
#endif
|
|
|
|
}
|