* Use raw bchannel instead of DSP feature * Removed DSP features * Use new jitter buffer and control TX FIFO load by this application * Added bridging daemon to assign time slots for bridging